



- (51) **International Patent Classification:**
H03B 5/20 (2006.01) H03B 28/00 (2006.01)
H03B 27/00 (2006.01)
- (21) **International Application Number:**
PCT/US20 16/0 18991
- (22) **International Filing Date:**
22 February 2016 (22.02.2016)
- (25) **Filing Language:** English
- (26) **Publication Language:** English
- (30) **Priority Data:**
62/1 19,100 20 February 2015 (20.02.2015) US
- (71) **Applicant:** CORNELL UNIVERSITY [US/US]; Cornell Center For Technology Licensing, ("CTL") At Cornell University, 395 Pine Tree Road, Suite 310, Ithaca, NY 14850 (US).
- (72) **Inventors:** HAN, Ruonan; 77 Massachusetts Avenue 39-527A, Cambridge, MA 02139 (US). AFSHARI, Ehsan; 424 Phillips Hall, Cornell University, Ithaca, NY 14850 (US).
- (74) **Agents:** CUTAIA, Alfonzo, I. et al; Hodgson Russ LLP, The Guaranty Building, 140 Pearl Street, Suite 100, Buffalo, NY 14202-4040 (US).

- (81) **Designated States** (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IR, IS, JP, KE, KG, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.
- (84) **Designated States** (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:

— of inventorship (Rule 4.17(iv))

Published:

— with international search report (Art. 21(3))

(54) **Title:** DEVICE FOR TERAHERTZ SIGNAL GENERATION AND TRANSMITTER




Fig. 1

(57) **Abstract:** A high-power transmitter with a fully-integrated phase locking capability is disclosed and characterized. Also provided herein is a THz radiator structure based on a return-path gap coupler, which enables the high-power generation of the disclosed transmitter, and a self-feeding oscillator suitable for use with the transmitter.

WO 2016/134384 A1

DEVICE FOR TERAHERTZ SIGNAL GENERATION AND TRANSMITTER

Cross-Reference to Related Applications

[0001] This application claims priority to U.S. Provisional Application No. 62/119,100, filed on February 20, 2016, the disclosure of which is incorporated herein by reference.

5 Field of the Disclosure

[0002] The present disclosure relates to THz signal generation and transmission.

Background of the Disclosure

[0003] Electromagnetic radiation in the terahertz range have demonstrated great potential in the imaging applications for biomedicine, security, and industrial quality control, due to its high spatial resolution (compared to millimeter wave) and non-ionizing natures (compared to X-ray). At present, the barrier to the wide application of this emerging sensing technology is mainly due to the difficulty of the high-power signal generation. Conventional THz sources include quantum-cascade lasers ("QCL"), photoconductive emitters, vacuum electronics, and III-V Schottky diode multiplier chains. However, these solutions have significant drawbacks, such as the high cost, large form factor, and stringent operation conditions (*e.g.*, cryogenic cooling for QCL). Because of these, active THz imaging microsystems using integrated circuit technology are drawing increasing attention. In particular, imagers based on CMOS and BiCMOS processes are expected to not only resolve the above problems, but also achieve a high systematic integration level and high yield. This enables portable THz imaging equipment with a low cost.

[0004] However, there are several challenges towards this goal. First, the radiated power of existing THz transmitters is still insufficient. This is mainly due to the limited speed and breakdown voltage of the silicon transistors. The first THz CMOS radiator source reported in 2008 only generated 20 nW power at 410 GHz. Since then, significant progress has been made with synergistic efforts in device, circuit, and electromagnetism. A 390 μ W power was previously obtained in the 288 GHz radiator based on a triple-push oscillator topology. A known 338 GHz phased array achieved 810 μ W power. A known self-feeding oscillator array generated 1.1 mW radiated power at 260 GHz. Besides this work in CMOS, radiation sources in BiCMOS processes also demonstrate great potential, thanks to the superior speed and breakdown voltage

of the SiGe heterojunction bipolar transistor ("HBT"). For example, radiators using a 130 nm SiGe BiCMOS process ($f_{max} = 500$ GHz, $v_{CE0} = 1.6$ V) achieve 1.3 mW of power at 245 GHz and 74 μ W (single element)/1 mW (incoherent array) of power at 530 GHz. To some extent, larger total radiated power can be obtained through the combination of an increased number of array elements. By comparison, the DC to THz radiation efficiency is more relevant to the performance of the devices and basic circuit blocks. It is particularly important for energy and thermal limited portable systems. Within less than a decade, the DC to THz radiation efficiency of silicon sources has increased by over 1000x. However, due to the approach of harmonic generation, the absolute efficiency level is still low. Previously reported highest DC to THz radiation efficiencies are 0.14% in CMOS and 0.33% in SiGe BiCMOS.

[0005] The challenge of the on-chip active THz imaging system also resides in the receiver side. Due to the lack of power amplification for THz signals ($f_{in} > f_{max}$), focal-plane arrays in silicon rely on the direct passive detection using nonlinear devices, such as Schottky diode and MOSFET. This leads to limited sensitivity and further requires high-power generation from the transmitter. On the other hand, due to the Rayleigh diffraction limit and the usage of resonant antenna coupling, the size of an imaging pixel at THz, especially at low-THz (~ 300 GHz) is large. It is therefore difficult to accommodate a large number of pixels on a single silicon die. Therefore, mechanical scanning is commonly used, which unfortunately prohibits the miniaturization of the imager and leads to long imaging time. To solve this issue, capability of electronic beam scanning is highly desired.

[0006] Non-ionizing terahertz imaging using solid-state integrated electronics has been gaining increasing attention over the past few years. However, there are currently several factors that deter the implementations of fully-integrated imaging systems. Due to the lack of low-noise amplification *above* f_{max} , the sensitivity of THz pixels on silicon cannot match that of its millimeter-wave or light-wave counterparts. This, combined with the focal-plane array configuration adopted by previous sensors, requires exceedingly large power for the illumination sources. Previous works on silicon have demonstrated 1mW radiation; but higher power, as well as energy efficiency, are needed for a practical imaging system. In addition, a heterodyne imaging scheme was demonstrated to be very effective in enhancing detection sensitivity. Due to the preservation of phase information, it also enables digital beam forming with a small number of receiver units. This however requires phase locking between the THz source and receiver LO

with a small frequency offset ($IF < 1\text{GHz}$). Although a 300GHz PLL was reported with $40\mu\text{W}$ probed power, on-chip phase locking of high-power THz radiation remains very challenging.

[0007] Generally, to maximize the harmonic ($2f_0$) output power inside a radiating oscillator, it is advantageous to (i) achieve the optimum voltage gain of the transistor at f_0 to maximize the oscillation activity, (ii) isolate the base and collector at the harmonic to eliminate the self-power-cancellation/loading effects, (iii) decouple the base and collector at DC for optimum biasing, and (iv) efficiently radiate the harmonic signal without long, lossy feed lines (used for resonance at f_0 in previous works). Unfortunately, none of the previous topologies can simultaneously meet these conditions.

10 Brief Summary of the Disclosure

[0008] A high-power 320 GHz transmitter is disclosed and characterized herein. Using a 130 nm SiGe:C BiCMOS process ($f_{max} = 220/280\text{ GHz}$, $BV_{CS0} = 1.6\text{ V}$), this transmitter achieves a record total radiated power of 3.3 mW and DC to THz radiation efficiency of 0.54%. It also has a fully-integrated phase locking capability. Although a 300 GHz phased-locked loop (PLL) with a probed output power of $40\mu\text{W}$ is known, the presently-disclosed apparatus is the first demonstration of phase locking in a high-power THz radiating source. Also provided herein is a THz radiator structure based on a return-path gap coupler, which enables the high-power generation of the disclosed transmitter.

Description of the Drawings

20 [0009] For a fuller understanding of the nature and objects of the disclosure, reference should be made to the following detailed description taken in conjunction with the accompanying drawings, in which:

Figure 1 is a schematic of a THz radiator according to an embodiment of the present disclosure, where M_1 is $W/L = 200\mu\text{m}/0.13\mu\text{m}$, Q_1 and Q_2 are $L_e = 4.5 \times 2\mu\text{m}$, $2x(\text{CBEB})\text{-C}$, and R_B is $4\text{k}\Omega$;

Figure 2A depicts summarized operation of the radiator of Figure 1 for fundamental oscillation;

Figure 2B depicts summarized operation of the radiator of Figure 1 for 2nd harmonic radiation. Please note that the structure is not drawn to scale.

Figure 3 depicts the simulated optimum phase of the complex voltage gain for a 130 nm SiGe FIBT ($L_e = 4.5 \times 2\mu\text{m}$) (the phase of A_{opt} is negative, representing the physical delay from the input to the output of a transistor);

Figure 4 is a simplified schematic of a self-feeding oscillator suitable for use with the presently-disclosed radiator (the boundary conditions shown in the figure are for a self-sustaining oscillator with optimum transistor voltage gain and lead to the relation derived in equation (1) of the text);

Figure 5A depicts a typical push-push oscillator showing differential standing-wave oscillation inside the near quarter-wavelength-long resonator;

Figure 5B depicts the push-push oscillator of Figure 6A showing common-mode 2nd-harmonic signal extraction in the form of traveling wave with internal multi reflections;

Figure 6 depicts operation and field/current distribution of a return patch gap coupler ("RPGC") structure according to an embodiment of the present disclosure in the in-phase excitation mode;

Figure 7 depicts operation and field/current distribution of the RPGC structure of Figure 7 in the differential oscillation mode at f_0 ;

Figure 8 depicts a simulated insertion loss of an RPGC under differential excitation of a 200-GHz harmonic oscillator. ($f_0 = 100\text{GHz}$);

Figure 9 depicts operation of the RPGC of Figure 7 at even mode at $2f_0$, with associated E-field and current distribution;

Figure 10 depicts the electromagnetic and S-parameter simulations of an RPGC inside a 200-GHz harmonic oscillator;

Figure 11 depicts the current and electric-field distribution for the odd-mode oscillation at f_0 in the central gap;

Figure 12 depicts the standing-wave distribution for the odd-mode oscillation at f_0 in the top slots.

Figure 13 depicts the current and electric-field distribution for the even-mode oscillation at f_0 in the central gap;

Figure 14 depicts the standing-wave distribution for the even-mode harmonic signal at f_0 in the top slots;

- Figure 15A depicts the electromagnetic field distribution and simulated insertion loss of an RPG structure according to an embodiment of the present disclosure for differential oscillation at f_0 ;
- 5 Figure 15B depicts the electromagnetic field distribution and simulated insertion loss of the RPG structure of Figure 15A for common-mode harmonic generation/radiation at $2f_0$;
- Figure 16 depicts full-wave electromagnetic simulation of a THz radiator according to an embodiment of the present disclosure for odd-mode excitation/loading ports and the intensity distribution of the electric field;
- 10 Figure 17 depicts S-parameters near the fundamental oscillation frequency of 160 GHz for the radiator of Fig 16;
- Figure 18 depicts a two-port active network including a SiGe HBT and a series half-RPGC structure at the transistor base;
- Figure 19 shows a simulated optimum phase of the complex voltage gain of such active network at 160 GHz;
- 15 Figure 20 depicts full-wave electromagnetic simulation of the THz radiator of Figure 16 for even-mode excitation/loading ports and the intensity distribution of the electric field;
- Figure 21 depicts S-parameters near the 2nd-harmonic frequency of 320 GHz for the radiator of Figure 20;
- 20 Figure 22 shows a simulated radiation pattern of 320 GHz radiator unit according to an embodiment of the present disclosure and having a backside hemispheric silicon lens;
- Figure 23 depicts an exemplary architecture of a 320 GHz transmitter with a fully-integrated phase-locking loop according to another embodiment of the present disclosure, wherein CP is a charge pump, PFD is a phase/frequency detector, CML is current-mode logic, and ILFD is an injection-locking frequency divider;
- 25 Figure 24A depicts mutual coupling between adjacent radiators of the transmitter of Figure 23 for an in-phase coupling mode (supported);
- 30 Figure 24B depicts mutual coupling between adjacent radiators of the transmitter of Figure 23 for an out-of-phase coupling mode (unsupported);

Figure 25 depicts a simulated radiation pattern of the 320 GHz 4×4 radiator array of the transmitter of Figure 23, wherein the pitch between the elements is $220 \mu\text{m}$, and having a backside hemispheric silicon lens;

Figure 26 is a schematic of a 160 GHz voltage-controlled oscillator inside an on-chip phase-locked loop of a transmitter according to an embodiment of the present disclosure;

Figure 27 depicts an exemplary chip package with backside attachment of a silicon lens;

Figure 28A is a microphotograph of an exemplary 320 GHz transmitter using 130-nm SiGe BiCMOS process;

Figure 28B is a microphotograph of a THz radiator based on an embodiment of the presently-disclosed return-path gap coupler used in the array of the transmitter of Figure 27A;

Figure 29 depicts the measurement setup used to characterize the transmitter of Figure 27A;

Figure 30 is a photograph of the packed chip;

Figure 31A shows the measured, down-converted spectrum of the transmitter radiation when the on-chip PLL is OFF;

Figure 31B shows the measured, down-converted spectrum of the transmitter radiation when the on-chip PLL is ON;

Figure 32 shows the received radiated power of the power meter at varying distances, d , from the exemplary 320 GHz transmitter chip;

Figure 33A shows the measured radiation patterns of the exemplary 320 GHz transmitter with a hemispheric silicon lens attached at the back of the chip;

Figure 33B shows the measured radiation patterns of the exemplary 320 GHz transmitter via direct backside radiation without a silicon lens

Figure 34 shows the total radiated power of the exemplary 320 GHz transmitter, as well as the associated DC-to-THz radiation efficiency, at different DC power supply voltages and dissipation power; and

Figure 35 is a table comparing the performance of terahertz sources in Silicon.

30 Detailed Description of the Disclosure

[0010] With reference to Figure 1, the present disclosure may be embodied as a terahertz radiator **10**, comprising two oscillators **20** operating at a fundamental frequency (f_0). The

fundamental frequency may be, for example, between 100 GHz and 200 GHz, inclusive, including all ranges and integer values therebetween. In a particular non-limiting example used through this paper, the fundamental frequency is 160 GHz. Each oscillator **20** has a feedback path **22**. The feedback path **22** of each oscillator **20** may comprise a transmission line. The
 5 oscillators **20** are configured to provide differential coupling at f_0 and harmonic extraction at a harmonic of f_0 (the radiating frequency). In an exemplary embodiment, the radiating frequency is the second harmonic ($2f_0$), for example, 320 GHz.

[0011] In an embodiment, each oscillator **100** is a self-feeding oscillator comprising a heterojunction bipolar transistor **110** (HBT) having a base **112**, a collector **114**, and an
 10 emitter **116** (*see, e.g.*, Figure 4). The base **112** is in electrical communication with the collector **114**, thereby forming a feedback path **118**. The feedback path **118** may comprise a transmission line **120**, having a characteristic impedance (Z_0) and an electrical length (φ_{TL}).

[0012] Referring back to Figure 1, a coupler **30** is disposed in the feedback paths of the oscillators **20**. The coupler **30** is configured to be transparent to a signal at f_0 , and blocking to a
 15 signal at a harmonic of f_0 , such as, for example, $2f_0$. In an embodiment, the coupler **30** comprises two pairs of input/output ports, P_i - P_i and P_3 - P_4 . Each pair of ports has a first port P_i , P_i , and a second port P_i , P_4 , respectively. A first signal path connects the corresponding first ports P_i , P_3 , and a second signal path connects the corresponding second ports P_i , P_4 . A gap **32** is disposed in a first return path (between P_i and P_3 , corresponding to the first signal path) and a
 20 second return path (between P_2 and P_4 , corresponding to the second signal path).

[0013] The radiator **10** may further comprise a first choke **38** at a radiating end **34** of the coupler **30**. The first choke **38** is configured as a quarter-wave choke at f_Q and as a slot antenna at the radiating frequency of the radiator **10**. For example, the first choke **38** may be a slot antenna tuned for $2f_0$. The radiator **10** may further comprise a second choke **39** at a second
 25 end **35** of the coupler **30**. The second choke **39** is configured as a quarter-wave choke at f_0 .

[0014] In another aspect of the present disclosure, a terahertz transmitter **200** comprises an array **205** of radiators **210**. The radiators **210** are of any configuration disclosed herein. The array **205** comprises at least one row **207** of radiators **210**. In the exemplary embodiment depicted in Figure 23, the transmitter **200** comprises an array **205** of sixteen radiators **210**
 30 arranged in four rows **207**, with four radiators **210** in each row. The radiators **210** are mutually

coupled to adjacent radiators **210** within the respective row. The mutual coupling is formed by connection **209** of a feedback path **222** of a radiator **210** with an adjacent feedback path **222** of an adjacent radiator **210** (see Figures 24A and 24B).

[0015] The transmitter **200** further comprises a phase-locked loop **250** ("PLL") with at least one voltage-controlled oscillator ("VCO") **252** (the number of VCOs corresponding to the number of rows of the array). The at least one VCO **252** is configured to operate at a VCO frequency. In embodiments having multiple VCOs **252**, the VCOs **252** are mutually coupled to one another such as to operate at the same frequency. Reference is made in this description to the multiple VCOs **252** of Figure 23 for convenience. Each VCO **252** is in electrical communication with a radiator **210** of the corresponding row **207**. As such, each VCO **252** is configured to injection lock the radiators **210** of the corresponding row at a VCO frequency or a harmonic of the VCO frequency.

[0016] The characteristics of the VCOs are generally selected to operate the radiators at a desired radiating frequency for the transmitter. For example, where a terahertz transmitter is desired to operate at 320 GHz, the radiators may be configured to radiate at a second harmonic of a fundamental frequency of 160 GHz, and the radiators may be injection-locked by VCOs at a second harmonic of a VCO frequency of 80 GHz. Other configurations will be apparent in light of the present disclosure.

FURTHER DISCUSSION

[0017] The presently-disclosed devices are further described with reference to an exemplary high-power 320 GHz transmitter. Using a 130 nm SiGe:C BiCMOS process ($f_T/f_{max} = 220/280$ GHz, $BV_{ceo} = 1.6$ V), this transmitter achieves a record total radiated power of 3.3 mW and DC to THz radiation efficiency of 0.54%. It also has a fully-integrated phase locking capability. The high-power generation of this of the disclosed transmitter is based on the presently disclosed THz radiator structure utilizing a return-path gap coupler.

RADIATOR DESIGN FOR HIGH-POWER AND ENERGY-EFFICIENT THZ GENERATION

[0018] There are generally two approaches for generating THz signals in silicon: harmonic oscillators and frequency multipliers. While both approaches utilize the nonlinear harmonic generation of the devices, harmonic oscillators, which are self-sustaining, do not

require external RF input, and are therefore normally more energy efficient. Although harmonic oscillators have a smaller output tuning bandwidth as compared to frequency multipliers, such issue is not critical for two-dimensional THz imaging. Therefore, the disclosed THz radiator is based on a harmonic oscillator.

5 [0019] The disclosed radiator design follows a bottom-up, device-centric methodology. Terahertz circuits operate close to the activity-inactivity boundary of transistors; the performance is therefore sensitive to the device efficacy. We show in this section that, in the presently-disclosed design, instead of inserting devices into conventional circuit topologies, the optimum conditions of a single SiGe HBT were first analyzed. Then, an electromagnetic wave structure,
10 called return-path gap coupler, was designed to achieve these conditions for the highest harmonic generation out of the HBT. In particular, this single structure can simultaneously perform fundamental oscillation, harmonic generation, and on-chip radiation, hence minimizing the radiator loss and footprint.

Optimum Conditions for Harmonic Generation at THz

15 [0020] To maximize the harmonic output power from a radiating oscillator, the first step is to maximize the oscillation activity of the transistor at the fundamental frequency, f_0 . An optimum complex voltage gain of a two-port active network ($A_{opt} = v_c/v_b$ for a SiGe HBT) that maximizes the net power generated from the device was previously derived. In particular, it was found that an extra phase shift beyond the conventional 180° inversion behavior of the transistor
20 is beneficial. This is mainly due to the pico-second intrinsic delay of the devices, as well as the capacitive feedforward path between the two terminals {e.g., C_μ between the base and collector of an HBT). As one example, for a 130 nm SiGe HBT with a total emitter length of $4.5 \times 2 \mu\text{m}$ and a collector current of 7 mA, the simulated optimum phase of the base-to-collector complex voltage gain is plotted in Figures 17 and 21. It can be seen that at 160 GHz an extra phase shift
25 of 89° is required. Unfortunately, conventional push-push oscillators do not meet such optimum conditions, and therefore lead to smaller oscillation power. Triple-push topology can achieve the optimum phase, but the 3rd-order harmonic generation is normally less efficient than the 2nd-order harmonic generation. Meanwhile, due to the ring topology, it is difficult to connect the oscillator output to an on-chip antenna, which is big in size ($\sim \lambda/2$). A self-feeding oscillator
30 design is used to solve this problem. The basic schematic of the oscillator is shown in Figure 4, where the oscillation feedback path is formed via a transmission line. The transistor and reactive

components Y_1 and Y_2 are considered as the active and passive boundary conditions for the wave propagation inside the line. When the characteristic impedance, Z_0 , and the electrical length, ϕ_{TL} , of the self-feeding transmission line meet the following condition:

$$Z_0 \sin \phi_{TL} = \frac{A_{opt,I}}{g_{11} + \text{Re}(A_{opt} \cdot y_{12})} \quad (1)$$

the optimum gain A_{opt} of the device is achieved. In (1), $A_{opt,I}$ is the imaginary part of A_{opt} .

5 **[0021]** Secondly, for harmonic-signal generation, it is found that load impedance matching alone is not sufficient to fully optimize the generation efficiency. In specific, harmonic-frequency isolation between the two terminals of a transistor is required, in order to avoid the self-power loading/cancellation effect. It is noteworthy that such harmonic isolation is not realized in conventional push-push oscillator or triple-push oscillator. The CMOS self-feeding oscillator achieves acceptable isolation by using a quarter-wavelength ($\phi_{TL} = \sim 90^\circ$ at $2f_0$, or $\sim 45^\circ$ at f_0) self-feeding line to transform the low gate impedance into a high impedance; the harmonic signal generated at the drain node is therefore blocked from the gate. This solution, however, has some limitations: (i) according to (1), the values of Z_0 and ϕ_{TL} are coupled. But, the ϕ_{TL} of $\sim 45^\circ$ may result in a Z_0 that is too low or too high, depending on the particular
10 devices; (ii) for SiGe HBT, the harmonic generation is most effective at the base junction of the device. The above quarter-wavelength impedance transformation approach is therefore not feasible. So a new, more general harmonic signal isolation method is needed.

[0022] Finally, in oscillators based on multi-push structure, it is common to use transmission lines or inductors to form resonance tank for the fundamental oscillation at f_0 . At the end of the tank, where the multi-phase fundamental signals cancel, harmonic power is combined from these branches. Such configuration, however, introduces significant loss to the harmonic signal. Shown in Figures 5A and 5B, the 2nd-harmonic signal generated from the HBT needs to travel along the entire transmission line before it reaches the output antenna. Since at f_0 standing-wave oscillation is formed (Figure 5A), the length of the transmission line is close to a quarter wavelength $\lambda_{f_0}/4$. This means at $2f_0$, the length of the line is near half wavelength $\lambda_{2f_0}/2$. More importantly, since impedance matching is only done at the output, significant multiple reflections normally occur inside the line (Figure 5B). This further increases the ohmic loss for the harmonic signal. Due to this reason, it is highly desired that the harmonic-signal
20
25

radiation can occur right beside the devices. Although a previous distributed active radiator ("DAR") structure is known to have met this requirement, it does not achieve the optimum conditions for fundamental oscillation and harmonic generation due to the usage of cross-coupled pair similar to the push-push oscillator.

5 [0023] In summary, to generate the maximum THz radiation, it is advantageous to achieve (i) optimum complex voltage gain of the transistor at f_Q (ii) harmonic isolation between the two terminals of the transistor at nf_0 (assume n^{th} -harmonic signal is the output), and (iii) instant harmonic-signal radiation near the transistor. No prior THz radiator design can simultaneously achieve these three conditions.

10 *High-Power THz Radiator Design Based on a Return-Path Gap Coupler*

[0024] To address the above issues, a new second-harmonic ($2f_0$) THz radiator is disclosed herein. It is built on a differential self-feeding oscillator structure, so that the fundamental (f_0) oscillation power is maximized. Meanwhile, to achieve the harmonic-signal isolation (thus optimum harmonic generation efficiency), a signal filter is utilized on the
 15 oscillator feedback path: it should be transparent to the oscillation signal at f_Q but opaque to the generated signal at $2f_Q$. Although this matches the operation of a low-pass filter ("LPF"), it is noteworthy that frequency filtering in THz range is not only lossy, but also occupies large area. In addition, according to (1), the significant phase shift introduced by the LPF at f_Q may either reduce the oscillation frequency, or lead to a value of Z_0 that is too small to implement.

20 [0025] Instead of filtering the signals based on their *frequencies*, the presently-disclosed radiator design utilizes the orthogonality of different wave *modes*. By implementing a *return-path gap coupler* (RPGC) inside the self-feeding oscillator (Figures 2A and 2B), the proposed radiator simultaneously achieves optimum fundamental oscillation, harmonic-signal generation and on-chip radiation. The structure of the radiator is shown in Figure 1. The transmission lines
 25 connecting the transistors are based on the grounded coplanar waveguide (GCPW, the grounded side walls are not shown for the simplicity of the illustration). The signal trace uses the top copper layer (3 μm thick), and the bottom ground uses overlapped M1-to-M3 layers for better ground conductivity and DRC compliance. Next, to better describe the operations of the RPGC at f_0 and $2f_0$, the physical structure of the radiator may be considered as divided into three parts:
 30 top slots, central gap, and bottom slots (Figure 1; labeled TS, CG, and BS, respectively).

[0026] By symmetry, the two transistors have both odd (out-of-phase) and even (in-phase) modes for the oscillation at f_0 (if oscillation can occur). For the odd-mode oscillation signal at f_0 the distributions of the electric field, forward current and return current are illustrated in Figure 11. (Note that the directions of the solid blue arrows in Figure 11 only illustrate the relative phase difference of the current, not the directions of the power flow. The power flow along the self-feeding lines and the RPGC is always from the collector to the base of the FIBT.) When the differential signals generated from the FIBT collectors meet after traveling along the GCPW lines, a virtual ground is formed at Node A. Meanwhile, the return currents of this signal pair, though encountering the gap in the ground plane, can continue traveling along the edges of the gap. Due to the differential phase, the return currents induce a transverse electric field inside the gap. The Poynting vector ($\vec{S} = \vec{E} \times \vec{H}$) of the TEM wave inside the gap carries the oscillation power towards the base side. At Node B of the base GCPW lines, once again a virtual ground is formed, where forward currents are induced by the incident return-current pair. This can be interpreted as the reverse process of what occurs at Node A, due to the reciprocity of the similar metal structures. Therefore, the RPGC supports the propagation of odd-mode signal, and the oscillation of the radiator at f_0 is similar to a normal self-feeding oscillator pair. Note that the structures in the figures are not necessarily drawn to scale. The actual physical length of an exemplary return-path gap is only $\sim 17 \mu\pi$, so that the extra phase delay added to the self-feeding path is minimized (but not negligible). More discussion on this topic is provided below.

[0027] For the odd-mode operation, the role of the top and bottom slots is twofold:

- They confine the self-feeding traveling wave within the central gap of the RPGC. The length of the top slots of the RPGC is quarter wavelength at f_0 (shown in Figure 7), which transforms the short termination at Node C (virtual ground in the odd mode) to open at the edges of the RPGC central gap ($Z_{f_0 \cdot top} \rightarrow \infty$).
- The impedances that the top and bottom slots of the RPGC present to the central gap are in shunt with the base-emitter junctions of the FIBTs:

$$Y_1 = \left(\frac{Z_{f_0 \cdot top} // Z_{f_0 \cdot bottom}}{2} \right)^{-1}, \quad (2)$$

where Y_1 is the reactive termination needed in the self-feeding oscillator (Figure 4). The bottom folded slots are slightly shorter than quarter wavelength in order to provide a weak inductance required by the calculated Y_1 .

[0028] Overall, the four standing waves in the top and bottom slots of the RPGC block the leakage of the return-path currents traveling in the central metal gap. It is also noteworthy that these slots can be folded into the transverse direction, because this way the standing wave inside each folded half section is out-of-phase with the neighboring standing waves. This is advantageous to the elimination of the radiation from these standing waves, which causes loss to the oscillation signals at f_0 .

10 [0029] As mentioned previously, there is also an even (in-phase) oscillation mode of the HBTs. However, this undesired mode is not supported by the return-path gap. Shown in Figure 13, when the even-mode signals meet at Node A, which presents an open, they are reflected back. Meanwhile, the even-mode return currents also cannot propagate along the edges of the return-path gap. In fact, such balanced wave is related to the TM mode of the metal gap.
15 And, for such two-conductor waveguide, the cutoff frequency of the lowest TM mode is on the order of:

$$f_{c, TM} \sim \frac{1}{2d\sqrt{\mu\epsilon}}, \quad (3)$$

where d is the distance between the two edges of the gap, and μ and ϵ are the permittivity and permeability of the dielectric inside and around the metal gap. In the instant design, the gap distance d is $12 \mu\text{m}$ and the relative dielectric constant is ~ 4 , which result in a cutoff frequency of ~ 6 THz. Therefore, the even-mode signals at f_0 of 160 GHz are fully blocked by the return path gap. The feedback path is not formed and the even-mode oscillation does not occur.

[0030] Differential oscillation at f_0 leads to an even-mode 2nd-harmonic generation at the base junctions of the HBT pair. Therefore, the signal at $2f_0$ is also blocked by the RPGC. The full isolation between the base and collector of the HBTs increases the harmonic generation efficiency. On the other hand, as shown in Figure 1, the common edge of the two top slots is connected to the bases of the HBTs, and the signal at $2f_0$ then creates standing-wave patterns as shown in Figure 14. Note that the length of each slot at f_0 is quarter wavelength (Figure 12). That means at $2f_0$, the length of each folded *half* slot is quarter wavelength. With such

dimension, the top slots behave as a folded slot antenna, in which the four standing waves inside the half-slot sections are in-phase and efficiently radiate the l^{th} -harmonic signal into the silicon substrate (and eventually coupled into the free space, as described below).

[0031] Lastly, it can be seen from Figure 1 that the DC biases of the base and the collector of the transistors are naturally separated in the proposed RPGC-based radiator. Such separation, achieved without using any lossy AC coupling capacitor, is particularly important for SiGe FIBTs due to the significant difference between the base and collector biases ($V_B \approx 0.8$ V, $V_C \approx 1.6$ V).

Simulation Results

[0032] The operations described above are verified by the full-wave electromagnetic simulations using HFSS. First, the return-path gap structure is stimulated by a differential (odd-mode) signal. The two-port simulation set up is shown in Figure 16. Figure 16 also presents the intensity distribution of the electric field inside the slots of the structure at the fundamental oscillation frequency of 160 GHz. It can be seen that the odd-mode signal is able to propagate along the return-path gap, and transfer from the differential Port 1 to Port 2. Meanwhile, standing waves are formed inside the four folded RF-choke slots. The results of the S-parameter simulation are plotted in Figure 17. At 160 GHz, the insertion loss (S_{21}) of the structure is only 0.6 dB, which proves that the return-path gap is transparent to the differential oscillation signal.

[0033] Although the RPGC inserted in series with the transmission lines of the self-feeding oscillator pair does not add much loss, the induced phase shift cannot be ignored. This means the values of Z_0 and ϕ_{TL} in (1) are not only determined by the parameters of the HBT itself, but also by the RPGC. It is noteworthy that (1) is actually applicable to any two-port active network. Therefore, the HBT and one half of the RPGC (in odd-mode operation) can be considered to be a new equivalent "transistor" (Figure 18). By simulating the Y-parameters of such combined network, we see that the optimum phase of the voltage gain is 52° (or -308°). The associated peak oscillation power is 3.4 mW. Based on these and (1), the self-feeding line in the final design has a characteristic impedance Z_0 of 55Ω and an electrical length ϕ_{TL} of 35° at 160 GHz.

[0034] For the even-mode operation, the simulation setup is presented in Figure 20. The stimulus from Port B represents the in-phase 2^{nd} -harmonic signal generated at the two bases of

the SiGe HBTs. At 320 GHz, the intensity distribution of the electric field inside the slots is shown in Figure 20, too. It is evident that the injected signal is fully blocked by the return-path gap. Meanwhile, four standing waves inside the folded slots on the right are formed. As indicated in Figure 21, the simulated isolation between the two sides of the return-path gap is better than -30 dB, meaning that the structure is opaque to the even-mode signal. Also, the small reflection coefficient at Port B (Γ_B) means that the 2nd-harmonic signal is fully absorbed by the structure. In fact, the signal is turned into a downward-propagating radiation wave inside the silicon; and the simulated radiation pattern is shown in Figure 22. The directivity in the perpendicular direction is 5.6 dBi. To reduce the excitation of the substrate wave inside the silicon (250- μm thick), a backside hemispheric silicon lens is assumed in the simulation (modeled as a semi-infinite silicon boundary condition beneath the chip substrate). The simulated radiation efficiency, including $\sim 30\%$ power reflection at the silicon-to-air interface, is $\sim 50\%$. The additional loss is due to the finite substrate resistivity ($\sim 10 \Omega\text{-cm}$). The simulated output power of each radiator is ~ 0.28 mW.

15 **[0035]** Lastly, according to Figures 17 and 21, the orthogonal behaviors of the proposed structure for odd and even mode signals have a very broad bandwidth. This increases the robustness of the design with the presence of the process-voltage-temperature ("PVT") variations, and makes it suitable for future implementations of wide-tuning source and broadband data transmitter.

20 **[0036]** Signal mode filtering is an advantageous operation for signal processing circuits and systems. There are many occasions where it is desirable to preserve the differential component of the RF signal, while isolating/blocking the common-mode component. For example, operational amplifiers are designed to amplify only differential input signal, but the common-mode signal, usually from noise or interference, can also transfer to the output. Therefore, a signal coupler, that passes differential signal with a small loss, and at the same time attenuates the common-mode signal, is highly desirable. Such a signal coupler is also advantageous in the design of submillimeter-wave and THz circuits, because at such high frequencies, the loss of both active (*e.g.*, transistor) and passive (*e.g.*, transformer, balun) devices have significant loss and input-output leakage.

30 **[0037]** There are vast imaging, communication, and spectroscopy applications using the millimeter-wave and terahertz spectrum. To generate signals in this frequency range, harmonic

oscillators is a useful solution. As previously described, the following two conditions are important for enhancing the harmonic output power of an oscillator:

- (i) optimum gate-to-drain gain for the transistor at f_0 to maximize the oscillation activity; and
- 5 (ii) effective isolation of the gate and drain at harmonic to eliminate excessive lossy loading and self-power-cancellation effects.

[0038] While the self-feeding topology achieves these two conditions, it is still not suitable to oscillators using transistors like SiGe HBT, GaN HEMT, etc. because the gate and drain of such transistors have different operational voltage ranges and should be disconnected at
10 DC. In addition, it is also desired that the oscillator have efficient harmonic-signal radiation capability itself. All above requirements are even more challenging considering the single metal layer (plus air bridge) normally provided in MMIC. To solve these, the present disclosure provides a new 2nd-harmonic oscillator structure based on a Return-Path Gap Coupler ("RPGC").

Return-Path Gap Coupler

15 [0039] The construction of the RPGC structure requires only one metal layer (plus air gap), although other configurations are possible. Shown in Figure 8, such a coupler has two input/output port pairs: P_1 - P_2 and P_3 - P_4 . The signal lines of each pair are respectively connected. Meanwhile the return paths between the two pairs form a metal gap in the center. As described above, when a signal is transmitted from one port pair to another, a differential component of the
20 signal passes through, while a common-mode component is blocked. The former case is illustrated in Figure 8, where a differential signal is injected into P_1 - P_2 pair. The forward current on the CPW signal trace flows into the virtual ground "a". Meanwhile, the signal differential return current, in the form of quasi-TEM traveling wave, propagates through the central metal gap and then induces differential forward current from virtual ground "b". The injected signal is
25 therefore extracted from P_3 and P_4 . This means the RPGC structure is transparent to the differential signal along the P_1 -to- P_3 and P_2 -to- P_4 paths. To block the differential current flows on the top/bottom boundaries of the RPGC, two pairs of quarter-wave slots (at f_0) are used, which transform the short termination (or virtual ground "c") into open.

[0040] On the other hand, for common-mode excitation in the RPGC (e.g., at P_1 and P_2
30 in Figure 6), Nodes *a* and *b* behave as open and block the forward current flow. Meanwhile, the

return-path gap, like a CPW line with signal trace removed, does not support propagation of the symmetric wave induced by the in-phase return currents. So the common-mode signal is fully blocked between the top/bottom port pairs.

[0041] To verify the performance of such coupler design, an exemplary coupler was built inside a 100GHz-to-200GHz harmonic oscillator (to be shown next). As Figure 7 shows, the simulated transmission loss for the differential signal at 100GHz is only 0.6 dB, while the transmission loss (*i.e.*, isolation) for the in-phase signal at 100GHz is as high as 30 dB. This indicates that a device according to the present disclosure could achieve excellent signal-mode filtering at very high frequency, and can be easily fabricated.

10 *Self-Feeding Harmonic Oscillator Based on Return-Path Gap Coupler*

[0042] As indicated previously, for differential driving signal is allowed to propagate through the RPGC with a very small transmission loss. Such "transparency" behavior is utilized in the differential, modified self-feeding oscillator in Figure 7 (as an example, here the oscillation frequency is designed to be $f_0=100\text{GHz}$). In this way, by choosing the correct impedance and length of the self-feeding line, such an oscillator achieves the optimum gate-to-drain phase for the maximum oscillation power at f_0 . Note that such structure also enables separate gate/drain DC bias.

[0043] As indicated previously, the RPGC coupler effectively isolates any in-phase signal from the drain to the gate. The exemplary oscillator utilizes this behavior (shown in Figure 8) on three important aspects: (i) it prevents the two transistors from oscillating with the undesired in-phase mode at f_0 ; (ii) for the common-mode, l^{\wedge} -harmonic signal generated by the transistors, the drain and gate are fully isolated as previously described.

[0044] In addition, to enable integrated radiation functionality, in the exemplary harmonic oscillator, the two quarter-wave (at f_0) slots on the top of the RPGC are connected at c : at $2f_0$, they form a typical folded-slot antenna, which radiates the l^{\wedge} -harmonic signal into free space. It is noted that, before radiation, the harmonic signal travels with minimum path, rather than with the long feed lines (for resonance and canceling at f_0) in conventional THz oscillators. This greatly reduces the signal loss and chip area. Note that such integrated folded-slot antenna is very broadband and directive. Since the radiation direction is downward through the substrate, an external backside-attached silicon lens can greatly enhance the radiation efficiency.

[0045] The radiator structure (Figure 1) comprises two self-feeding oscillator units coupled by a return-path gap ("RPG"). The RPG has four ports. Each two ports at top and bottom are connected in the forward current paths while separated by a metal gap in the return current paths. The RPG permits the transmission of unbalanced (differential) mode wave, while blocking the balanced (common) mode wave. The former case is illustrated in Figure 15A, where a pair of differential signals is injected into P_1 and P_2 . The forward current on the microstrip signal trace flows into the virtual ground "a". Meanwhile, the differential return current, in the form of quasi-TEM traveling wave, propagates through the central metal gap and then induces differential return (as well as forward) currents in P_3 and P_4 . This means the RPG is transparent to the differential signal along P_1 -to- J^{\wedge} and P_2 -to- P_4 paths. To block the wave at the top/bottom boundaries of the RPG, two $\lambda_{f_0}/4$ slot pairs transforming short (or virtual ground "c") to open are used. FIFSS simulations indicate that for differential signals, the RPG has a transmission loss of only 0.6dB at f_0 (160GHz). Such broadband transparency forms the feedback paths of the two self-feeding oscillator units (Figure 1), which provide optimum gain condition (hence maximum oscillation power) for the FIBTs with proper impedance and length of the self-feeding lines. Note that the RPG also separates the DC bias of the base and collector of the FIBTs.

[0046] Next, for the common-mode excitation (Figure 15B), the central metal gap is like a CPW without signal trace. Propagation of the symmetric wave induced by the in-phase return currents is therefore not supported. Excellent isolation between the two port pairs, shown in the simulation, is obtained. The oscillator utilizes this behavior for three purposes: (i) at f_0 , the two FIBTs cannot oscillate with the undesired in-phase mode; (ii) the generated common-mode $2/f_0$ signal is fully isolated between the base and collector; (iii) the slots on the top ($\lambda/4$ at f_0) now form a folded-slot antenna at $2/f_0$, which instantly radiates the harmonic signal to the chip backside without feed lines. This greatly reduces the signal loss and chip area. The simulated radiation pattern of each radiator is shown in Figure 17. The estimated radiation efficiency (including the reflection at silicon-to-air interface) is -50%. Also, the $2/f_0$ signal is generated by the nonlinear heterojunction at the base of the HBT. Such technique recycles the fundamental oscillation power dissipated at the base, and efficiently up-converts it to $2/f_0$. From the above analysis, it can be seen that through the synthesis and guidance of different electromagnetic wave modes, we have optimized the fundamental oscillation, harmonic generation and radiation with a very compact passive structure.

[0047] Because the RPG is "transparent" to differential signals at f_0 , but blocking and radiating to signals at $2f_0$, the RPGC can be applied to various existing harmonic oscillator topologies. Such oscillators (*e.g.*, the most commonly-used push-push oscillators and differential Colpitts oscillators) have similar behaviors—differential coupling at f_0 and harmonic extraction at $2f_0$. Blocking the $2f_0$ signal between the gate and drain of a transistor, as disclosed herein, is advantageous for such harmonic oscillators—providing enhanced efficiency and intrinsic radiation capability.

EXEMPLARY 320 GHZ TRANSMITTER

[0048] The proposed RPGC-based THz radiator is integrated into a 4 x 4 array of a 320 GHz transmitter for heterodyne imaging system (shown in Figure 23). Compared to the incoherent fully-intensity-based detection, where the incident THz wave undergoes a self-mixing, in a heterodyne receiver (not implemented in this work) it is mixed with an LO signal with much larger power. The output response, as well as the imaging sensitivity, is therefore greatly enhanced. A heterodyne multi-pixel system also enables electronic beam scanning, because each receiver pixel preserves the phase of the incident THz wave, and the signal phase shifting/combining can be then performed in the digital domain. This could potentially eliminate the needs for the mechanical scanning in conventional THz imaging systems. To perform heterodyne detection in such an imaging system, it is critical to lock the phase of the RF signal in the transmitter and the LO signal in the receiver. To achieve this goal, in Figure 23, the 16-element radiator array is phase-locked by a fully-integrated PLL through injection locking at 160 GHz. Next, design details of some critical transmitter elements are given.

Coupled Radiator Array

[0049] Although the disclosed return-path gap structure optimizes the generation of THz radiation, the absolute power level from a single radiator is still limited by the HBT size.

Therefore, a 16-element array is implemented for increasing the total radiated power. The power combining is obtained through the constructive superposition of the radiated waves in the far field. Such quasi-optical power combining is efficient, broadband, and highly scalable. The array is partitioned into four rows, inside which elements are passively coupled. The mutual coupling between radiators is through a CPW transmission line tapping on the self-feeding lines of the radiators (shown in Figures 24A and 24B). By symmetry, there are in-phase and out-of-phase

coupling modes in the steady state. In the in-phase coupling mode (Figure 24A), the boundary between two units is equivalent to an open termination, hence the added CPW lines behave as shunted capacitors. To minimize the impact of such capacitors, the signal path of the CPW lines is designed to be very narrow ($W = 3 \mu\text{m}$) and far from the ground plane ($D = 6 \mu\text{m}$). On the other hand, the out-of-phase mode (Figure 24B) leads to a virtual ground at the connector of the coupling lines. It presents a highly inductive susceptance in shunt with the self-feeding lines, which greatly reduces the oscillation power. This undesired mode is therefore automatically suppressed. The above analyses assume that all radiator units are identical. According to Adler's equation, if their free-running oscillation frequencies are different, a phase shift between the adjacent units occurs with the injection locking. Nevertheless, such undesired phase shift is not significant in the instant design, because of the small mismatch of the free-running oscillation frequencies (verified by the measurement shown in Figures 3 1A and 3 1B) and the strong coupling strength.

[0050] Due to the compactness of the presently-disclosed radiator, the entire 16-element array, equipped with functions of fundamental oscillation, harmonic generation, and radiation, only occupies an area of $0.9 \times 0.9 \text{ mm}^2$. As a result, the achieved radiator density is $\sim 4X$ higher than the previous designs. The small radiator pitch also suppresses the side lobes of the combined beam. The simulated radiation pattern of the array, with a directivity of 17.6 dBi, is shown in Figure 25. This again assumes that a hemispheric silicon lens is attached on the back side. The simulated directivity without the lens is $\sim 12 \text{ dBi}$.

On-Chip Phase-Locked Loop

[0051] Shown in Figure 23, the on-chip PLL consists of four coupled 80 GHz VCOs, providing their 2nd-harmonic (160 GHz) signal to synchronize each radiator row via injection locking. A divider chain samples the phase/frequency of the VCO linear array and then a global phase/frequency control signal V_{ctrl} is provided through a phase detector cascaded by a charge pump. Figure 26 presents the schematic of the VCO, including two output buffers at 80 GHz and 160 GHz. In principle, heterodyne imaging uses a single-tone wave, and does not require frequency tunability. However, in practice, this can still be used to cover the process variability between the transmitter and receiver. In conventional cross-coupled VCO, the large, untunable C_{π} is in parallel with the varactor. So, in order to increase the tunability, the size of the lossy varactor should also be large, which is detrimental to the oscillation power. To obtain a better

tradeoff between the oscillation power and tuning range, our 80 GHz VCO is based on a differential Colpitts oscillator topology, in which the resonance tank on one side of the VCO is mainly formed by the transmission line stub TL_1 , MOS varactor C_1 , and the C_π of the HBT transistor Q_1 . Compared to the cross-coupled topology, the varactor C_1 is in series with C_π ; so, for the same HBT size and tuning range (~ 6 GHz in simulation), we can use a smaller varactor and increase the oscillation swing.

[0052] The 80 GHz VCO has two common-base cascode stages in parallel ($Q_3 \sim Q_6$). Q_3 and Q_4 provide low-impedance terminations to the collectors of Q_1 and Q_2 , which is required by the three-point nature of Colpitts oscillators. Meanwhile, Q_3 and Q_4 also increase the generation of the 2nd-harmonic signal at 160 GHz, which is then further amplified by a cascode buffer stage Q_7 and Q_8 . The signal is then injected into the radiator array through the CPW coupling line of the rightmost radiator. For the VCO at the bottom row in Figure 23, Q_5 and Q_6 are used as a differential buffer to provide the 80 GHz output to the divider chain inside the PLL. The transmission line TL_2 is for tuning out the capacitance presented by the emitters of $Q_3 \sim Q_6$. Lastly, three 130 nm MOSFETs $M_1 \sim M_3$ are used to regulate the HBT currents. These MOSFETs have big size, and TL_3 at the emitter of Q_1 is used to transform the large drain capacitance of M_1 into a weakly inductive impedance, so that the tuning range and oscillation power of the VCO are not reduced.

[0053] The adjacent VCOs are strongly coupled through a direct connection of the intermediate nodes of TL_3 (Figure 23). Similar to the radiator coupling described above, the VCOs are coupled with in-phase mode, and the coupling junction at TL_3 presents open, hence has no impact in the steady state to the VCOs. Since each VCO is coupled to its neighbors, and the only global signal is the low-frequency varactor bias control V_{ctrl} , this proposed PLL architecture is highly scalable, and can accommodate even bigger radiator size for higher output power.

[0054] As Figure 23 shows, the frequency divider chain of the PLL comprises injection-locking dividers (80 GHz to 10 GHz), CML dividers (10 GHz to 1.25 GHz), and a static divider, with a total division ratio of 256. The loop bandwidth is ~ 2 MHz. The phase of the radiated wave at 320 GHz is then locked to an externally applied reference clock at ~ 310 MHz.

PROTOTYPE AND EXPERIMENTAL RESULTS

[0055] The exemplary 320 GHz transmitter is implemented using the STMicroelectronics 130-nm SiGe:C BiCMOS process. The micrographs of the chip, as well as a radiator unit, are shown in Figures 28A and 28B. The entire chip, including the 4 X 4 radiator array and the PLL, occupies an area of 1.6 X 1.3 mm². The packaging is shown in Figure 27. First, the chip is mounted onto a high-resistivity silicon wafer (~ 0.3 mm thick and ~ 1 cm² large). The wafer is then glued to a PCB with a hole, so that the exposed front side of the chip is wire-bonded to the metal leads on the PCB for the connections of DC power, bias, and the PLL reference clock signal. Finally, a hemispheric, high-resistivity silicon lens (with a diameter of 1 cm) is attached on the other side of the wafer. The insertion of the high-resistivity wafer between the chip and the lens allows for easy alignment. Although the radiator is not located exactly at the spherical center of the lens, the beam collimation due to such offset is still not significant for two reasons: (1) the offset is much smaller than the lens diameter (0.5 mm versus 1 cm). (2) The beam is concentrated in the perpendicular direction, for which the refraction (at the lens surface) due to the offset is minimal.

[0056] The measurement setup is shown in Figures 29-30. The output THz beam of the chip is received by a diagonal horn antenna. For testing the frequency and spectrum of the radiation, a VDI WR-3.4 even-harmonic mixer (EHM) is used to mix the input THz signal with the 16th harmonic of an externally-applied LO signal (~ 20 GHz). The measured spectrum of the down-converted IF output is shown in Figures 31A-31B. When the on-chip PLL is turned off, the radiator rows are not synchronized and oscillate at their own free running oscillation frequencies. This is indicated in the multiple spurs in Figure 31A. The number of spurs does not equal the number of the radiator rows ($N = 4$); this may be due to the mutual pulling between the adjacent rows through the silicon substrate. When the on-chip PLL is turned on, a single, coherent radiation is measured, as shown in the spectrum in Figure 31B. Due to the constructive power combining, the output power is 7-dB higher than the radiation measured in the former case. Such locking works over a small frequency range (0.2 GHz) due to the large oscillation power of the THz radiator array compared to the relatively small injection strength from the 160 GHz PLL. The measured phase noise of the radiation is -79 dBc/Hz at 1 MHz offset.

[0057] Next, to measure the absolute power of the radiation, an Erikson power meter (with a WR-10 input) is used, which provides enhanced accuracy compared to the power

measurements using highly nonlinear and lossy harmonic mixers. Shown in Figure 29, an additional 1" WR-10 waveguide is used to protect the metal flange of the sensor head, and another 1" WR-10 to WR-3.4 taper is used to connect to the horn antenna with a smooth transition. The total loss of such additional connection is 0.7 dB. To begin with, the distance between our transmitter and the horn antenna, d , is changed from 4 cm to 9 cm. The associated power received by the horn antenna, P_r , is plotted in Figure 21. It can be seen that when the distance is larger than 6 cm, the roll-off of the received power complies with the Friis transmission equation ($P_r \propto d^{-2}$). Because of this, all the subsequent measurements are based on the far-field distance limit of 6 cm. With this distance, the received power is 61 μ W, resulting in a transmitter effective isotropic radiated power (EIRP) of 22.5 dBm.

[0058] Using the harmonic mixer, the radiation pattern of the transmitter is measured by rotating the chip in both azimuth ϕ and elevation Θ directions (Figure 29). When the silicon lens is attached on the back side of the chip, the radiation pattern is shown in Figure 33A. The measured directivity is 17.3 dBi and the 3 dB beamwidth is $\sim 20^\circ$. Such high directivity is due to the coherent 16-element array configuration, and is consistent with the simulation presented in above. In addition, the radiation performance without the backside silicon lens is also characterized. It is expected that the output beam will undergo more divergence at the silicon-to-air interface, due to the more significant refraction near the critical angle ($\theta_c = 16^\circ$). Nevertheless, the measured pattern shown in Figure 33B still has a high directivity of 13 dBi, with an associated 3-dB beamwidth of $\sim 54^\circ$ (H-plane) and $\sim 26^\circ$ (E-plane). The asymmetric profile is due to the different reflection rates for s-polarized wave and p-polarized wave.

[0059] Finally, the supply voltage of the transmitter, V_{DD} , is swept. The associated total radiated power, DC power consumption, as well as the DC to THz radiation efficiency, are plotted in Figure 34. Here, the total radiated power of the chip equals to the measured EIRP subtracted by the measured directivity. At the V_{DD} of 2.15 V, the total radiated power reaches its maximum of 5.2 dBm (3.3 mW), and the associated DC power is 610 mW. This leads to a DC to THz radiation efficiency of 0.54%. It is noteworthy that even when the backside silicon lens is removed, the measured total radiated power and the DC to THz radiation efficiency are still as high as 0.9 dBm (1.2 mW) and 0.2%, respectively. The relatively small degradation indicates that when a highly directive beam (perpendicular to the silicon-air interface) is generated from a large-array configuration, the undesired impact of the substrate-mode wave is less significant.

[0060] In Figure 35, the performance of the proposed transmitter is summarized and compared with the other state-of-the-art THz radiators in silicon. It can be seen that this work achieves the highest radiated power and DC to THz radiation efficiency. These two metrics (when no silicon lens is used) are also the highest among the sources without silicon lens or non-
5 standard wafer thinning. These clearly demonstrate that the proposed compact radiator design based on the return-path gap coupler has fully optimized the THz generation potential of the silicon transistors. Please note that the proposed device analysis approach and radiator design can also be applied to CMOS and other III-V integrated circuit technologies. While a first THz on-chip PLL was previously presented, but the output signal of the PLL was measured through
10 wafer probing. To the best of our knowledge, the present disclosure is the first demonstration of fully-integrated phase locking for THz *radiation* sources, which is a critical step towards future THz sensing microsystems.

[0061] Although the present disclosure has been described with respect to one or more particular embodiments, it will be understood that other embodiments of the present disclosure
15 may be made without departing from the spirit and scope of the present disclosure. Hence, the present disclosure is deemed limited only by the appended claims and the reasonable interpretation thereof.

What is claimed is:

1. A terahertz radiator, comprising:
 - two oscillators operating at a fundamental frequency (f_0), each oscillator having a feedback path;
 - 5 a coupler on the feedback paths of the oscillators, wherein the coupler is configured to be transparent to a differential signal at f_0 and blocking to an in-phase signal at a harmonic of f_0 ;
2. The terahertz radiator of claim 1, wherein f_0 is a frequency from 100 GHz and 200 GHz.
3. The terahertz radiator of any of claims 1-2, wherein the two oscillators are self-feeding
10 oscillators.
4. The terahertz radiator of any of claims 1-3, wherein the two oscillators are configured to be a push-push oscillator or a differential Colpitts oscillator.
5. The terahertz radiator of any of claims 1-4, wherein the two oscillators are configured to provide differential coupling at f_0 and harmonic extraction at $2f_0$.
- 15 6. The terahertz radiator of any of claims 1-5, further comprising a quarter-wave choke at the f_0 at each of two ends of the RPG, and wherein one of the chokes is further configured as a slot antenna at a second harmonic of the fundamental frequency to radiate a second harmonic signal of the oscillators.
7. The terahertz radiator of any of claims 1-6, wherein the coupler comprises two pairs of ports,
20 each pair of ports having a first port and a second port, wherein a first signal path connects the corresponding first ports of each pair of ports, a second signal path connects the corresponding second ports of each pair of ports, and a gap is disposed in a first return path and a second return path corresponding to the first signal path and the second signal path respectively.
8. The terahertz radiator of claim 7, wherein each oscillator comprises a transistor having a base
25 in electrical communication with a corresponding first port of the coupler, a collector in electrical communication with a corresponding second port of the coupler, and an emitter.
9. The terahertz radiator of claim 8, wherein each transistor is a heterojunction bipolar transistor ("HBT").

10. The terahertz radiator of claim 8, wherein transmission lines connect each collector of the transistors to the corresponding second ports of the coupler.
11. The terahertz radiator of claim 10, wherein the transmission lines are grounded coplanar waveguides ("GCPWs").
- 5 12. A terahertz transmitter, comprising:
an array of radiators according to any of claims 1-11, the array comprising at least one row of radiators, wherein each radiator of the at least one row is coupled to adjacent radiators by connection on the feedback paths of the oscillators;
a phase-locked loop ("PLL"), having at least one voltage-controlled oscillator ("VCO") in
10 electrical communication with a radiator of the at least one row of radiators, the VCO operating at a VCO frequency and configured to injection lock the radiators of the at least one row.
13. The terahertz transmitter of claim 12, wherein the array of radiators comprises sixteen radiators arranged in four rows of four radiators each, and wherein the PLL comprises four
15 mutually-coupled VCOs, each VCO in electrical communication with a corresponding row of radiators.
14. The terahertz transmitter of any of claims 12-13, wherein the radiators are injection locked at a harmonic of a VCO frequency.
15. The terahertz transmitter of claim 14, wherein the VCO frequency is 80 GHz and the
20 radiators are injection locked at 160 GHz.




Fig. 3




Fig. 4




Fig. 5A




Fig. 5B




Fig. 6




Fig. 7




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15A

Fig. 15B




Fig. 16




Fig. 17

Oscillation power at f_0 :

$$P_{osc} = -\text{Re}(V_1 I_1^*) - \text{Re}(V_2 I_2^*)$$

Half RPGC (in odd mode)




Fig. 18




Fig. 19




Fig. 20




Fig. 21




Fig. 22




Fig. 23




Fig. 24A




Fig. 24B




Fig. 25




Fig. 26




Fig. 27




Fig. 28A




Fig. 28B




Fig. 29




Fig. 30




Fig. 31A




Fig. 31B




Fig. 32





Fig. 33A





Fig. 33B




Fig. 34

References	Technology (<i>f_{m,a,z}</i>)	Frequency (GHz)	Total Radiated Power (mW)	EIRP (dBm)	Phase Noise @ 1 MHz (dBc/Hz)	DC Power (W)	DC-to-THz Radiation Efficiency (%)	Area (mm ²)	Phase Locked?	Note
J. Gryzb et al. (2013)	65-nm CMOS (190 GHz)	288	0.4	N/A	-87	0.28	0.14	0.29		Silicon Lens
Y. Tousi et al. (2014)	65-nm CMOS (250 GHz)	338	0.8	17.1	-93	1.54	0.053	3.9		
R. Han et al. (2013)	65-nm CMOS (250 GHz)	260	1.1	15.7	-78	0.8	0.14	2.3		Silicon Lens
K. Schmalz et al. (2013)	130-nm SiGe (500 GHz)	245	1.3	7	N/A	0.38	0.33	3.2	No	Extra Wafer Thinning
U. Pfeiffer et al. (2014)	130-nm SiGe (500 GHz)	530	0.09 (Single Unit) 1 (Incoherent Array)	25 N/A	N/A	0.16 2.5	0.06 0.04	0.025 4.2		Silicon Lens
K. Sengupta et al. (2023)	45-nm CMOS (190 GHz)	280	0.2	9.4	N/A	0.82	0.023	7.2		Extra Wafer Thinning
P. Y. Chiang et al. (2014)	90-nm SiGe (315 GHz)	295	0.04 (Probed Power)	N/A	-82.5	0.38	N/A	2.6	Yes	Non- Radiating
Present Disclosure	130-nm SiGe (280 GHz)	317	1.2 3.3	13.9 22.5	-79	0.61	0.2 0.54	2.1		Silicon Lens

Fig. 35

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US16/18991

A. CLASSIFICATION OF SUBJECT MATTER IPC(8) - H03B 5/20, 27/00, 28/00 (2016.01) CPC - H03B 5/20, 27/00, 28/00 According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC(8): H03B 5/20, 5/24, 27/00, 28/00 (2016.01) CPC: H03B 5/20, 5/24, 27/00, 28/00, 2200/007 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practicable, search terms used) PatSeer (US, EP, WO, JP, DE, GB, CN, FR, KR, ES, AU, IN, CA, INPADOC Data); Google; Google Scholar; EBSCO; KEYWORDS: terahertz radiator oscillators fundamental frequency feedback path coupler transparent differential signal phase harmonic		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X --- Y Y A	US 2013/0082785 A 1 (AFSHARI, E. et al.) April 04, 2013; figure 8; paragraphs [0017, 0045, 0048, 0053-0054, 0060-00651 HAN, R. et al. A CMOS High-Power Broadband 260-GHz Radiator Array for Spectroscopy, IEEE Journal of Solid-State Circuits, Vol. 48, No. 12, 3090-3104, 29 July 2013; retrieved from <URL: http://www-mtl.mit.edu/wpmu/han/files/2014/07/2013_JSSC_260GHz_Source.pdf > US 2014/0166868 A 1 (TEKIN, A. et al.) June 19, 2014; entire document	1-2 --- 3 3 1-3
<input type="checkbox"/> Further documents are listed in the continuation of Box C. <input type="checkbox"/> See patent family annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier application or patent but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art "&" document member of the same patent family		
Date of the actual completion of the international search 22 April 2016 (22.04.2016)		Date of mailing of the international search report 05 MAY 2016
Name and mailing address of the ISA/ Mail Stop PCT, Attn: ISA/US, Commissioner for Patents P.O. Box 1450, Alexandria, Virginia 22313-1450 Facsimile No. 571-273-8300		Authorized officer Shane Thomas PCT Helpdesk: 571-272-4300 PCT OSP: 571-272-7774

INTERNATIONAL SEARCH REPORT

International application No.

PCT/US 16/1 8991

Box No. II Observations where certain claims were found unsearchable (Continuation of item 2 of first sheet)

This international search report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:

1. Claims Nos.:
because they relate to subject matter not required to be searched by this Authority, namely:

2. Claims Nos.:
because they relate to parts of the international application that do not comply with the prescribed requirements to such an extent that no meaningful international search can be carried out, specifically:

3. 12SJ Claims Nos.: 4-15
because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).

Box No. III Observations where unity of invention is lacking (Continuation of item 3 of first sheet)

This International Searching Authority found multiple inventions in this international application, as follows:

1. As all required additional search fees were timely paid by the applicant, this international search report covers all searchable claims.
2. As all searchable claims could be searched without effort justifying additional fees, this Authority did not invite payment of additional fees.
3. As only some of the required additional search fees were timely paid by the applicant, this international search report covers only those claims for which fees were paid, specifically claims Nos.:
4. No required additional search fees were timely paid by the applicant. Consequently, this international search report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:

Remark on Protest

- The additional search fees were accompanied by the applicant's protest and, where applicable, the payment of a protest fee.
- The additional search fees were accompanied by the applicant's protest but the applicable protest fee was not paid within the time limit specified in the invitation.
- No protest accompanied the payment of additional search fees.