29.5 Sub-THz CMOS Molecular Clock with 43ppt Long-Term Stability Using High-Order Rotational Transition Probing and Slot-Array Couplers

Cheng Wang, Xiang Yi, Mina Kim, Ruonan Han

Massachusetts Institute of Technology, Cambridge, MA

Future ultra-broadband and low-latency radio access networks pose stringent specifications for time synchronizations. For 5G base stations, inter-site timing error should be <130ns for carrier aggregation and <10ns for high-accuracy positioning [1], requiring a 10-10-level relative drift for a 1min clock holdover. Meanwhile, massive deployments of compact access nodes also make small size, power, and cost indispensable for clocks. Oven-controlled crystal/MEMS oscillators (OCXO/OCMO) with moderate cost are currently used. But, their resonators exhibit long-term aging and high-temperature sensitivity (-31ppm/K for MEMS resonators), hence requiring up to a watt-level heater power for temperature stabilization. Referencing clocks to invariant physical constants well solves the drifting issue. To this end, chip-scale atomic (Cs or Rb) clocks (CSACs) [2-4] have achieved outstanding stability, low power (120mW in [3]) and miniaturization. However, the highly complicated optical-electrical components (e.g., VCSEL laser with high wavelength accuracy), integration, and packaging (e.g. heater with mK-accuracy temperature control, magnetic shield, buffer gas) lead to very high cost (>\$1k [3]). Recently, molecular clock referenced to sub-THz rotational transitions of carbonyl sulfide (OCS) gas emerged as a fully electronic solution with high stability [5]. In particular, chip-scale molecular clock (CSMC), built using a CMOS chip coupled with a waveguide OCS molecular cell, appeared as highly attractive for miniaturization and significant cost reduction. In [5], the long-term stability $(3.8 \times 10^{-10} @ averaging time \tau = 10^3 s)$ of the CSMC was limited by the non-ideal measured OCS transition curve, which is susceptible to environmental disturbance. This paper presents a 70mW CSMC chip design that enables high-order dispersion-curve locking and enhances the long-term stability by 9x. Additional testing results also reveal its advantages in temperature stability over OCXO/OCMO and magnetic sensitivity over CSAC, respectively.

Figure 29.5.1 shows the clock architecture. Two cascaded PLLs (3.21GHz $\Delta\Sigma$ and 57.77GHz integer-M) and a quadrupler form the spectroscopy transmitter (TX). A subthreshold MOSFET square-law detector, a variable-gain amplifier (VGA), and a harmonic-rejection lock-in detector (HRLKD) form the spectroscopy receiver (RX). The TX is referenced to an on-chip 60MHz voltage-controlled crystal oscillator (VCXO) with an off-chip quartz crystal (XTAL). The TX signal is coupled into/out of a single-mode WR4.3-waveguide molecular cell to probe the transition line of OCS molecules at $f_0 \approx 231.06$ GHz. The TX probing signal $f_p(t)$ with an average frequency of f_{p0} is wavelength modulated (WM) at a rate of f_m =100kHz. While sweeping the transition line, the gas absorption introduces an envelope fluctuation $V_{env}(t)$ with the period of $1/f_m$. The N^{th} -order odd harmonics (V_{LKN} in Fig. 29.5.1) of $V_{env}(t)$ are recorded as dispersion curves shown in Fig. 29.5.2. Ideally, for symmetric OCS line profile, $V_{LK,N}=0$ at $f_{\rho\sigma}=f_0$. Then, a negative frequency-feedback loop is established, shown in Fig. 29.5.1, which dynamically adjusts the f_{x0} =60MHz output. In practice, the gas-free transmission baseline of the CSMC is not leveled, due to the standing wave inside the gas cell and the nonflat TX-RX frequency response. Thus, an offset voltage (V_{Offset} in Fig. 29.5.2) appears on the 1st-order dispersion curve ($V_{LK,1}$ as a function of f_{p0}), which can be comprehended as the 1st-order derivative of the asymmetric OCS line profile. Consequently, with the OCS absorption changing with temperature, the zerocrossing point of the dispersion curve at $f_{p0}=f_0$ and hence f_{x0} drift (Fig. 29.5.2). That happens in the CSMC in [5].

Stability enhancement can be achieved by using a higher-order dispersion curve (*N*=3, 5...), where the baseline tilting becomes negligible with an equivalent highorder derivative [5]. However, two challenges remain. First, instead of the discrete FSK modulation in [5], a continuous sinusoidal WM with high accuracy is required. Second, the *SNR* drops rapidly with the probing of higher-order dispersion curves, which increases the clock short-term instability (\propto *SNR*¹). For the first challenge, the 57.77GHz VCO in TX PLL2 is chirped by a high-accuracy differential sine signal at f_m =100kHz, which is generated by a pair of 8b DACs and then fed to a pair of small varactors in the VCO (Fig. 29.5.2). Since an ultra-small frequency deviation ($\Delta f \approx 2$ MHz or 9×10⁻⁶ of 231.06GHz) is required for optimal line probing, resistive source degeneration is adopted to reduce the VCO sensitivity. The modulator also has a 3b attenuator for fine tuning of Δf . The loop bandwidth (~10kHz) of the 57.77GHz PLL is designed to be much smaller than f_m =100kHz to prevent disturbing WM. The presented dual-PLL architecture also quadrupler with a 115.5GHz slot balun [6] multiplies the VCO output to 231.06GHz. In this work, the 3rd-order dispersion curve is used instead of 5th-order, considering a trade-off between long-term stability enhancement and the *SNR* degradation. To enable 3rd-order locking, a reference clock of $f_{LKREF}=3f_m$ is generated by WM and fed into the RX HRLKD. The HRLKD is passive and presents >80dB harmonic rejection ratio and <10µV DC offset voltage at its differential output. To ensure correct polarity and maximize the slope at zero-crossing point of the dispersion curve, a phase alignment between the 3rd-harmonic component in the RX baseband and the f_{LKREF} signal is achieved by a 10b phase shifter in WM. At the start-up of the CSMC, before the PLL and HRLKD initialize, the gain of the off-chip DC amplifier, GDC, (Fig. 29.5.1) is reduced to unity first to avoid disturbing the clock loop. After the initialization, the gain of GDC is increased to 10⁴, so that the CSMC is locked to the spectral-line center with sufficiently small

Next, to boost the spectroscopic *SNR*, our chip adopts a pair of slot array couplers (SAC) for low-loss chip-gas-cell waveguide connection. The 2×2 double-slot radiators of the SAC collimate the beam and radiate downward into the waveguide aperture (1.09×0.55mm²) through the unthinned (T=305µm) silicon substrate of the chip (Fig. 29.5.3). For efficient coupling, the array geometry is also shaped so that the electrical-field distribution at the silicon-waveguide interface matches the TE₁₀ mode of the waveguide. The simulated loss and 3dB fractional bandwidth of the SAC are 5.2dB and 22%, respectively. 60dB isolation is simulated between the TX and RX SACs. Compared to prior THz chip couplers, this design does not require any external component. In addition, since the wave is confined inside the substrate, it also allows for robust clock operation against variation of the chip surroundings.

The chip adopts a 65nm bulk CMOS process with a DC power consumption of 70mW. The peak output power of the 231GHz TX (Fig. 29.5.4), measured by PM5 power meter, is -9.4dBm (-4.2dBm excluding the SAC loss), which approaches the molecular power saturation threshold [5]. Measured by VDI frequency extender, the TX also shows a 27GHz (12%) of the PLL locking range. The matching between the simulated and measured TX power in Fig. 29.5.4 indicates the effectiveness of the SACs. Next, note that TX phase noise leads to PM-to-AM noise conversion in the clock and lowers its stability. At 231.06GHz, the measured phase noise of the unmodulated TX (including the on-chip VCXO) output is -60.7dBc/Hz @100kHz offset and -81.5dBc/Hz @1MHz offset, respectively. Figure 29.5.4 also shows the spectrum of the modulated TX, with the desired deviation frequency of $\Delta f=2.5$ MHz. The measured noise equivalent power (NEP) of the RX is 62.8pW/Hz^{0.5} (19.0pW/Hz^{0.5} excluding the SAC loss) at 100kHz baseband frequency. When probing the OCS transition, the measured 3rd-order dispersion curve (Fig. 29.5.5) exhibits 256× smaller offset (V_{Offset}=4.3µV) than that of the 1storder curve (V_{Offset}=1.1mV). With 3rd-order locking (SNR_{1Hz}=65.7dB) and a 0.09Hz clock open-loop unity-gain bandwidth, the measured overlapping Allan Deviation (ADEV) are 3.2×10^{-10} @ τ =1s and 4.3×10^{-11} @ τ =10³s, respectively, which further bridges the performance gap between CSMCs and CSACs. Furthermore, as predicted in [5], the measured magnetic sensitivity of the unshielded clock, being 4×10¹⁰ at 75Gauss or ±2.9×10¹²/Gauss, is 31× better than that of the CSAC with magnetic shielding [3]. Lastly, through an on-chip temperature sensor and a simple 2nd-order polynomial compensation, the frequency drift is ±3.0×10⁻⁹ over a temperature range of 27 to 65°C. Compared with TCXOs and OCXOs in Fig. 29.5.6, this work achieves higher combined temperature-stability-power performance, while keeping the size and cost low.

Acknowledgement:

This work is supported by National Science Foundation (CAREER ECCS-1653100 and ECCS-1809917), MIT Lincoln Lab, and a Texas Instruments Fellowship. The authors acknowledge Dr. Stephen Coy, Prof. Keith Nelson, and Prof. Robert Field of MIT for technical discussions and assistance, and Qingyu (Ben) Yang for the help with experiments.

References:

[1] H. Li et al., "Analysis of the Synchronization Requirements of 5G and Corresponding Solutions," *IEEE Commun. Standards Mag.*, vol. 1, no. 1, pp. 52-58, Mar. 2017.

[2] D. Ruffieux et al., "A Low-Power Fully Integrated RF Locked Loop for Miniature Atomic Clock," *ISSCC*, pp. 48–50, Feb. 2011.

[3] Microsemi, "SA.45s CSAC and RoHS CSAC Options 001 and 003 Chip-Scale Atomic Clock," Accessed on Sept. 1, 2019, https://www.microsemi.com/.

[4] H. Zhang et al., "Ultra-Low-Power Atomic Clock for Satellite Constellation with 2.2×10⁻¹² Long-Term Allan Deviation Using Cesium Coherent Population Trapping," *ISSCC*, pp. 462-463, Feb. 2019.



ISSCC 2020 PAPER CONTINUATIONS

