A 220-to-320-GHz FMCW Radar in 65-nm CMOS Using A Frequency-Comb Architecture

Xiang Yi, Senior Member, IEEE, Cheng Wang, Member, IEEE, Xibi Chen, Student Member, IEEE, Jinchen Wang, Student Member, IEEE, Jesús Grajal, Member, IEEE, and Ruonan Han, Senior Member, IEEE

Abstract—This paper presents a CMOS-based, ultra-broadband FMCW (frequency-modulated continuous-wave) radar using a terahertz (THz) frequency-comb architecture. The high-parallelism spectral sensing provided by this architecture significantly reduces the bandwidth requirement for the THz front-end circuitry and ensures that the peak output power and sensitivity are maintained across the entire band of operation. The speed and linearity of frequency chirping are also improved by the comb system. An antenna-sharing scheme based on a square-mixer-first architecture is used, which not only leads to compact size, but also facilitates the stitching of the multi-channel radar IF data. To avoid the usage of high-cost silicon lens in the on-chip broadband radiation, a multi-resonance substrate-integrated-waveguide (SIW) antenna structure is innovated, which provides 15% fractional bandwidth for impedance matching. As a proof-of-concept, a five-tone radar prototype that seamlessly span the entire 220-to-320-GHz band is demonstrated. In the measurement, the multi-channel-aggregated EIRP (equivalent isotropically-radiated power) is 0.6 dBm, and is further boosted to ~20 dBm with a TFX (polymethylpentene) lens. The measured minimum single-sideband noise figure (SSB NF) of the receiver, including the antenna loss and baseband amplifier, is 22.8 dB. Due to the comb-architecture, the EIRP and NF values fluctuate by only 8.8 and 14.6 dB, respectively, across the 100-GHz bandwidth. The chip has a die size of 5 mm² and consumes 840 mW of DC power. This work marks the first CMOS demonstration of THz radar, and achieves record bandwidth and ranging resolution among all radar front-end chips.

Index Terms—FMCW radar, terahertz, CMOS integrated circuit, frequency comb, bandwidth, SIW antenna

I. INTRODUCTION

Chip-based radar systems are quickly making their ways to manned/ unmanned vehicles, industrial robotics and consumer products, to name a few. In particular, many applications call for significantly increased radar-sensing resolution while keeping the form factor and cost low. That makes radar chips operating in the low-THz regime (~300 GHz) very attractive. However, it is noteworthy that although such frequencies are already >4× higher than that of the mainstream millimeter-wave radars (24 and 77 GHz), the usable bandwidth is still insufficient for many emerging needs. For example, THz synthetic aperture radars (SAR) have been applied into rapid 3D surface scanning of objects, and a 300-GHz SAR radar with 10-cm synthetic aperture can deliver an azimuth resolution of 1.5 mm for objects placed 30 cm away. However, for a matching ranging resolution, the radar bandwidth should be 100 GHz (i.e. ~33% fractional bandwidth), which was not demonstrated in prior radars. Similarly, the above millimeter-level resolution is also highly desired for other areas such as high-precision robotics and non-invasive detection of small defects in foam, plastic and rubber products.

Conventional FMCW radars are based on a single-tone architecture and thus provide limited frequency scanning range due to circuit limitations. In particular, for >100-GHz radars, since the operation frequencies are close or even above the cutoff frequencies of the silicon transistors, the related circuit designs need to routinely utilize high-Q resonance for efficiency enhancement. That inevitably reduces the circuit bandwidth. The high carrier frequency also mandates the usage of on-chip antennas, which further aggravates the problem. For front-side radiating structures such as patch antenna, the fractional bandwidth is severely limited to a few percent, due to the short inter-metal-layer distance. Back-side radiating structures such as dipole and slot antennas deliver much higher bandwidth, but require high-cost silicon lens to mitigate the excitation of substrate mode. All these problems cause not only reduction of bandwidth that a radar can cover, but also severe performance degradation at the two edges of the band. A survey of previously reported millimeter-wave and THz radars in silicon are given in Fig. 1. At present, the highest reported FMCW bandwidth is 70 GHz from the 130-nm SiGe radar in
Excellent equivalent-isotropically-radiated power (EIRP) and noise figure (NF) of 18.4 dBm (with a TPX lens) and 19.7 dB are demonstrated, respectively; they, however, vary by 10.5 dB and 28.6 dB across the 70-GHz bandwidth. Another 55-nm SiGe radar in [2] reduces the EIRP variation to 7.7 dB, and it requires the attachment of a silicon lens, and compared to [1], the achieved bandwidth and EIRP reduce to 62.4 GHz and 14 dBm, respectively. It is also noteworthy that all ultra-broadband radars demonstrated so far are based on high-speed SiGe processes (recently [3] reported a broadband frequency multiplier with 140-GHz bandwidth in 130-nm SiGe process), and low cost CMOS-based radars still operate below 200 GHz and their bandwidths are within 20 GHz. In [4], a 2×2 pulse radar array at 160 GHz is built using a 65-nm CMOS process, and in [5], a FMCW radar at 145 GHz is built using a 28-nm CMOS process; they, however, only deliver bandwidths of 7 GHz and 13 GHz, respectively.

Although the above trade-off between performance and bandwidth seems fundamental, we demonstrate in this paper that a THz-frequency-comb architecture, along with its high-parallelism spectral sensing scheme, are able to optimize both metrics in a scalable manner. As a prototype of this approach, a five-comb-tone radar transceiver, which is originally presented in [6], is implemented using a 65-nm bulk CMOS process. It provides seamless coverage of an entire 220-to-320-GHz band, and the variations of output power and NF in the band are only 8.8 dB and 14.6 dB, respectively. This work not only enables a theoretical bandwidth-limited ranging resolution of 1.5-mm (un-windowed), but also marks the first CMOS demonstration of radars reaching the THz regime. In Section II, the THz-comb architecture, as well as its advantages in radar sensing, are presented. In Section III, details of a few key circuit blocks of the radar are described. In Section IV, characterizations of the electrical performance and ranging resolution of the radar are provided. Finally, in Section V, we conclude the paper with a comparison with prior state-of-the-arts.

II. THZ-COMB RADAR FOR BROADBAND SENSING: CONCEPT AND CIRCUIT ARCHITECTURE

Fig. 2 shows the time-variant frequencies of the transmitted (TX) and received (RX) signals in a conventional single-tone FMCW radar with a total bandwidth of \(BW\) and chirping duration of \(T_m\). For comparison, the concept of a frequency-comb radar is also shown in Fig. 2. Instead of consecutively scanning the entire bandwidth, it divides \(BW\) into \(N\) identical segments and sweeps them simultaneously using an array of dedicated transceivers (i.e., channels), which keep equal spacing of \(\Delta B = BW/N\) among their carrier frequencies (hence a frequency comb). As we will show next, each radar transceiver has its own antenna, and the received echo signal is directly mixed with the transmitted signal to generate an IF output. Note that a synthetic bandwidth technique similar to that in Fig. 2 was previously reported in a C-band radar in [7], where the multiple channels are scanned sequentially by a single, tunable transceiver. In our work, the small size of THz circuitry allows for parallel spectral sensing with a monolithic transceiver array.

For a certain channel (e.g. Channel-\(i\)), we express the TX signal as:

\[
S_{TX,i}(t) = A_{TX,i} \cos\left(2\pi f_{c,i} t + \frac{\pi \Delta B t}{\Delta T} \right) + \varphi_i,
\]

(1)

where \(A_{TX,i}\) and \(\varphi_i\) are the signal amplitude and phase, respectively, \(f_{c,i}\) is the frequency at the start of the chirp \((t=0)\), and \(\Delta T = T_m/N\) is the duration of one chirp (see Fig. 3). Suppose the time-of-flight of wave, determined by the object distance, is \(\tau\), the received signal (with an amplitude of \(A_{RX,i}\)) for this channel is:

\[
S_{RX,i}(t) = A_{RX,i} \cos\left(2\pi f_{c,i} t + \frac{\pi \Delta B(t - \tau)}{\Delta T} \right)(t - \tau) + \varphi_i.
\]

(2)

After mixing the above signals, the output IF signal is:

\[
S_{IF,i}(t) = S_{TX,i}(t)S_{RX,i}(t),
\]

then, with low-pass filtering

\[
\Rightarrow A_{TX,i} A_{RX,i} \cos\left(\frac{2\pi \Delta B}{\Delta T} \tau t + 2\pi f_{c,i} \tau - \frac{\pi \Delta B \tau^2}{\Delta T}\right),
\]

(3)

where \(\pi \Delta B \tau^2/\Delta T\) is in practice small enough and can be ignored. One key point of (3) is that, the phase of \(S_{IF,i}(t)\) is determined by the chirp slope \(\Delta B/\Delta T\), the time-of-flight \(\tau\), and the frequency at the start of the chirp \(f_{c,i}\), and
not dependent on the initial phase of $S_{TX,i}$, which varies significantly among different channels. Note that $\Delta B/\Delta T$, $\tau$, and $f_{c,i}$ are all independent with $S_{TX,i}$. In other words, the phase of IF signal relies on only the chirp slope and starting frequency, as well as the object distance, instead of the initial phase of $S_{TX,i}$. And the only term varies with channels is the starting frequency $f_{c,i}$, which is a known variable. Therefore, at the end of the chirp ($t=\Delta T$), the phase of the IF signal ($\varphi_A$ in Fig. 3) becomes:

$$\varphi_A = \varphi_{IF,i}(t = \Delta T) = 2\pi \Delta B \tau + 2\pi f_{c,i} \tau = 2\pi f_{c,i+1} \tau.$$  (4)

Note that (4) uses the condition $f_{c,i+1}=f_{c,i}+\Delta B$, which is accurately realized in our architecture to be shown next. It also shows that the IF phase of Channel-$i$ at the chirp end is identical as the IF phase of Channel-$(i + 1)$ at the chirp start (namely, $\varphi_B=\varphi_B$ in Fig. 3). It indicates that, when the multi-channel IF signals are stitched in series (Fig. 3), the result is in theory equivalent to the output expected from a hypothetical single-tone radar with the same total bandwidth of $BW=\Delta B \cdot N$.

The comb radar architecture, due to its high-parallelism nature, brings about a few distinct advantages. Firstly, the fractional bandwidth required for each THz-frontend component (including the on-chip antenna) is relaxed by $N$ times. Correspondingly, high-Q passive structures can be adopted. That also allows for circuit configurations tuned at transistor optimal conditions, such as the maximum available gain near $f_{\text{max}}$ [8]–[10]. Peak circuit performance, therefore, can be maintained across a broad frequency range in a relay manner. We note that although the peak EIRP and minimum NF are normally quoted in the literature on radars, the degraded performance at the band edges ultimately limits the detection distance or speed due to the lower SNR of the amplitude-modulated received signal. The presented scheme effectively improves those “worst-case” merits. Secondly, the comb architecture also significantly relaxes the requirement for the radar chirping frequency synthesizer (e.g. direct-digital synthesizer or DDS). As our radar system (Fig. 4) shows, all on-chip transceivers are referenced to a single synthesizer. So the fractional bandwidth required for the synthesizer is reduced by $N$ times as well. The narrower bandwidth also enables lower power consumption and smaller relative chirped frequency error of the synthesizer. Note that such an error is also not accumulated over different comb channels (but is re-aligned instead) due to the successive frequency upconversion scheme; therefore, the overall linearity of the frequency chirping is improved by the comb architecture, hence reduced linewidth broadening after the FFT [7]. Thirdly, bandwidth extension is achievable by simply adding more channel transceivers. Such high scalability comes with the expense of larger chip area and power. But due to the compactness of THz components ($\sim 10 \times$ smaller than their peers at 77 GHz), we will show that the overall chip area remains acceptable. Also, Fig. 2 shows a $N \times$ time reduction for a full-bandwidth scan (for the same $SNR$), so the total energy consumed by the comb radar remains the same. With higher multi-channel-aggregated EIRP, the scheme is equivalent to the power combining of traditional radars. In fact, due to the aforementioned circuit efficiency enhancement, we in Section IV and V demonstrate that our comb radar consumes less power than many single-tone THz radars.

The block diagram of our 220-to-320-GHz radar front-end is given in Fig. 4, which includes a daisy chain of successive-frequency-upconversion stages. The chain starts from a 13.75~15-GHz external chirp signal fed into a quadrupler, and then amplifies the 55~60-GHz chirp signal and increases its frequency by 5 GHz in each chain stage. To obtain the LO quadrature phases for the single-sideband (SSB) mixer in each stage, the 5-GHz LO is generated by a set of static dividers ($\div 2$) with a 10-GHz input1. If the LO signal and the chirp signal are generated on chip, a cascaded phase-locked loop (PLL) architecture [11] can be used to generate and phase-synchronize the 10-GHz LO signal and the 55~60-GHz chirp signal [12]. The fact that the 10-GHz LO spectrum is directly shifted (rather than multiplied) to the THz output significantly lowers the phase-noise performance requirement for the 10-GHz PLL (compared to that of the 55~60-GHz PLL), allowing for larger design trade space for this block added to the synthesizer in a conventional radar system. Each stage also drives a THz transceiver, of which the block diagram is also given in Fig. 4. In the case of the fifth channel, the transceiver input at 75~80 GHz is frequency-doubled twice and is then radiated through an on-chip antenna. In the meantime, part of the THz signal power, as well as the echo signal received by the same antenna, are also injected into a square-law mixer (details given in Section III-C). Subsequently, the down-mixed IF signal representing the time-of-flight of the THz wave is obtained. Further digitization and processing of the multi-channel IF signals are performed off-chip.

1The off-chip source for the 10-GHz input is synchronized with the 13.75~15-GHz chirping signal.
III. DETAILS OF CIRCUIT IMPLEMENTATIONS

We in this section describe the design details of key circuit blocks, mainly based on Channel-3 without loss of generality.

A. SIW-Backed Dual-Slot Antennas with Multi-Resonances

Even though the THz-comb architecture is used, each on-chip antenna should still provide good impedance matching and radiation efficiency across a wide bandwidth of 20 GHz, in order to cover the targeted 100-GHz aggregated bandwidth. Typically, antenna structures without on-chip ground planes, such as slot and dipole antennas, deliver impedance-matching ($S_{11} < -10$ dB) fractional bandwidth of >20% [13]. However, they require backside-attached silicon lens to avoid the excitation of substrate mode [2], [14]; that, however, significantly increases the radar cost. Typical silicon lenses, given their small size (<1-cm diameter), also require precise chip antenna alignment with the lens center; such a configuration is, however, incompatible with our multi-antenna comb architecture. The on-chip dipole antennas with PCB backside reflectors [15], [16], although offer large bandwidth, require an impractical wafer thinning to <100 µm for ~300-GHz operations. They also normally have large lateral-direction coupling due to the loosely confined wave in the substrate and tilted radiation beam due to nearby metal structures. In comparison, ground-shielding antennas with front-side radiation, such as a patch antenna, mitigate the above problems. But due to the high-Q resonance formed by the closely-spaced top and bottom metal layers, the impedance-matching fractional bandwidth realizable with similar frequency and CMOS process is only 2%–3% [17]. Moreover, the coupling between two patch antennas is still large when they are placed side-by-side for minimum chip area.

In our chip, an SIW (substrate-integrated-waveguide)-backed dual-slot antenna with multiple resonances is adopted to enable both front-side radiation and wide matching bandwidth. The 3D structure of the antenna is shown in Fig. 5. In the SIW cavity, M1-M2 shunted layers form the bottom ground plane, M3-to-M9 stack form the four sidewalls, and the top aluminum layer form the upper cavity plane. Holes are dug on the bottom and top metal planes to pass the design-rule-check (DRC), and antennas are covered by metal dummy block layers to prevent the dummy metal fillings. In addition, two orthogonal slots are created in the top metal. Since eigenmode analysis is not suitable for lossy, radiative structures, to explain the antenna behavior, analyses based on a characteristic-mode (CM) theory [18], [19] are performed. Using FEKO [20], four antenna characteristic modes are identified, as shown in Fig. 6a, and their characteristic angles ($\varphi_{CA}$) are given in Fig. 6b. Mode 1 and Mode 2 (with $\varphi_{CA}$ going across 180°)
are associated with the resonances of the longer and shorter slots, respectively; Mode 3 and Mode 4 (with $\varphi_{CA}$ being non-180° but exhibiting dramatic change), which are originated from the resonance of the SIW cavity, are the parasitic modes of Mode 1 and Mode 2, respectively.

By adjusting $L_{\text{slot}1}$ and $L_{\text{slot}2}$ in Fig. 5, we position the resonance frequencies of Mode 1 and Mode 2 at the two sides of the radar channel band; in addition, tuning $W_{\text{cav}}$, $L_{\text{cav}}$ (hence Mode 3 and Mode 4) further flattens the off-resonance impedance change. These efforts eventually lead to a broad impedance-matching bandwidth from 250 GHz to 290 GHz (i.e. 15% fractional bandwidth), as the simulation in Fig. 7a shows. Also note that the radiated waves from Mode 1 & 3 and Mode 2 & 4 are linearly polarized in two orthogonal directions. Therefore, as the contribution of each mode varies with frequency (Fig. 6c), the polarization of the overall radiated field rotates\(^2\). The simulated antenna pattern is shown in Fig. 7c, which has a gain of -1 to -0 dBi across the 260-280-GHz band. Lastly, Fig. 7d indicates that, due to the high confinement of the resonance wave in the metal cavity, as well as the difference of antenna center frequencies, the inter-antenna coupling is weak (-31 dB).

**B. THz Transmitter Chain**

The schematic of Doubler 1 of the THz transceiver is shown in Fig. 8a. The millimeter-wave signal from the frequency conversion chain drives a common-source buffer ($M_1$) and is then turned into differential mode through a single-loop transformer ($TF_1$). A push-push structure is then used to generate the second-harmonic component while suppressing the tone at input frequency. Shown in Fig. 8b and Fig. 8c, the peak conversion gain and output power of Doubler 1 are -2 dB and 0.7 dBm, respectively. The simulated DC power of the entire circuit in Fig. 8a is 21 mW.

As shown in Fig. 4, before the second frequency-doubling in the THz transceiver, the signal from Doubler 1 is converted to differential mode using a slot balun (Fig. 9a) and is boosted by a chain of amplifiers (Fig. 10a). Since the amplifiers are based on a pseudo-differential topology with a neutralization technique (details to be given next), they are sensitive to any amplitude and phase imbalance of the input signal. To minimize such imbalance, a sub-THz balun structure based on a pair of folded slot resonators [21] is adopted. Shown in Fig. 9a, the balun input and output consist of a single-ended microstrip line and a pair of differential microstrip lines, respectively. A gap in the ground plane couples the input and output; it is also enclosed by two pairs of quarter-wavelength slot resonators which present high impedance on the two ends of the ground gap. The resonators are folded for compact size and minimum radiative loss. With the excitation by the single-ended signal in the input microstrip, only a fully-differential quasi-TE mode wave is allowed in the ground gap [22]. Meanwhile, since the microstrip pair and the slot resonators at the output side are completely symmetric, when the above quasi-TE wave is coupled back to microstrip mode, the generated output signals are expected to keep perfect out-of-phase balance across a wide range of frequency. Our full-wave electromagnetic simulation shows that the insertion loss

\(\text{\footnotesize\textsuperscript{2}}\text{This is different from circular polarized waves, which is undesired for our TX-RX antenna sharing scheme. Since the antenna feed in Fig. 5 aligns with the centers of both slots, the radiated fields in the two orthogonal directions are always in-phase. The polarization of the total radiation is therefore always linear, as the >11.6-dB simulated axial ratio in Fig. 7b indicates.}\)
of the balun is 1.3 dB (Fig. 9b) and the amplitude/phase imbalance across a 100~160-GHz band is negligible (Fig. 9c).

The signal generated by the slot balun is then amplified by three identical, pseudo-differential amplifier stages, shown in Fig. 10a. The stages are coupled through central-tapped transformers. In each stage, a cross-coupled capacitor pair (e.g. $C_4$ and $C_5$) is used to create negative capacitance that cancels the $C_{gd}$ of the transistors. Although this neutralization scheme does not provide the highest possible gain compared to the techniques in [8]–[10], [21], the device unilaterization that this scheme enables allows for higher stability and broader bandwidth [23]. The simulated gain of the amplifier chain is shown in Fig. 10b, with an average value of $\sim$7 dB in the 130~140-GHz band. Finally, the TX signal is frequency doubled again by a pair of push-push transistors ($M_{10}$ and $M_{11}$). The inductive reactances provided by transmission lines $TL_7$ and $TL_8$ boost the swing of the device drain voltages (hence higher nonlinearity), and $TL_9$ and $TL_{10}$ are used as part of the output matching network. In the simulation, the amplifier chain and Doubler 2 consume DC power of 57 mW and 24.8 mW, respectively, and the final TX output power (as shown in Fig. 10c) is -5~1.5 dBm at 260~280 GHz.

C. THz Receiver Chain

Most of previous chip radars employ separate antennas for the TX and RX [2], [4], [5]. Such a configuration, however, is not desirable in our comb architecture; because the integration of the associated on-chip antennas requires exceedingly large die area. In comparison, antenna sharing between TX and RX significantly reduces chip area, but the direct injection of the large power TX signal into RX causes severe nonlinearity or even saturation of the RX low-noise amplifier. To mitigate this problem, a circularly-polarized antenna cascaded with a directional coupler is used in the SiGe radar in [14]. Since the operation frequency of our radar has exceeded the transistor speed limit of the 65-nm CMOS process used here ($f_{max}$=280 GHz), a pre-amplifier in the RX front-end would not be possible, and the radar echo signal can only be directly down-converted. Although this passive-mixer-first architecture has degraded sensitivity (i.e. lower conversion gain and higher noise figure), its high linearity also makes the above antenna-sharing scheme possible.

The schematic of the radar receiver of one channel is given in Fig. 11a, where a unique square-law mixer topology is adopted. The mixer is based on a MOSFET ($M_{12}$) with zero drain bias ($V_D$=0 V) and sub-threshold gate bias ($V_G=V_{D2}=0.28$ V $< V_T$). The channel resistance $R_{ch}$ therefore changes exponentially with the instantaneous gate voltage ($V_g=V_{G2}+V_{bg}$):

$$R_{ch} = R_{ch0} \cdot e^{\frac{V_g-V_{bg}}{n\cdot V_T}} = R_{ch0} \cdot e^{\frac{V_{G2}+V_{bg}}{n\cdot V_T}},$$

(5)

where $n$ is the ideality factor (close to unity), $\phi_t$ is the thermal voltage ($26$ mV at room temperature) and $R_{ch0}$ is the channel resistance at $V_g=V_T$. Next, we note that at THz frequencies, the AC voltages at gate and drain are similar ($v_g \approx v_d$) due to the parasitic capacitance $C_{gd}$ between the two terminals.
Therefore, the channel current is:
\[
\begin{aligned}
i_{ch} & \approx \frac{v_g}{R_{ch}} = \frac{v_g}{R_{ch0} \cdot e^{\frac{v_g - v_R}{n_\phi t R_{ch0}}} v_g \cdot e^{\frac{v_R}{n_\phi t R_{ch0}}}} \\
& \approx \frac{v_g - v_R}{R_{ch0}} (v_g + \frac{v_g^2}{n_\phi t})
\end{aligned}
\]  
(6)  
(7)  

In Fig. 11a, the second-order term in (7) is used for RX down-conversion: by directly superposing the TX and echo signals on the device gate \((v_g = v_{TX} + v_{RX})\), an IF signal \((f_{IF} = f_{TX} - f_{RX})\) carrying the object distance information is obtained:
\[
\begin{aligned}
i_{IF} & = \frac{v_g - v_R}{n_\phi t R_{ch0}} v_{TX} v_{RX} \cos [(\omega_{TX} - \omega_{RX})t + \varphi_{IF}].
\end{aligned}
\]  
(8)  

The presented THz square-law mixer well fits the antenna-sharing architecture and consumes zero DC power. Its fully passive condition not only accommodates large input power, but also provides an output with minimum flicker noise [24]. The latter is particularly important for short-range THz radars, of which the generated IF frequency is normally low. In the simulation, the mixer has a P_{1dB} of -5.5 dBm, and a single-sideband noise figure (SSB NF) of 20.6–23.6 dB in the 260–280-GHz band (Fig. 11b). Following the mixer is a two-stage, self-biasing baseband amplifier, which has 3.3-nV/Hz^{1/2} simulated input-referred noise (lower than the mixer output noise) and enables an overall conversion gain of 21–21.7 dB for the receiver chain (Fig. 11c). An R-C high-pass filter is added between the THz mixer and the baseband amplifier, in order to suppress any unwanted low-frequency IF signal caused by the reflections at objects (e.g. bond wires) in close proximity to the chip. It also filters out the low-frequency components due to the power fluctuation of the THz LO signal during chirping (see Section IV-B), which is also down-converted by the THz square-law mixer.

D. Successive Frequency-Conversion Chain

Between radar channels, the frequency conversion for each THz transceiver input is realized by a buffered SSB mixer (Fig. 12). To generate the RF I-Q signals for the mixer, a set of broadband and compact R-C polyphase filters are adopted. The loss of the filters is compensated by a chain of common-source amplifiers in each stage. Each SSB mixer increases the frequency by 5 GHz, and the 5-GHz mixer I-Q LO signals are generated from a digital divider (÷2) clocked at 10 GHz. At the input of the frequency conversion daisy chain, two push-push frequency doublers that are cascaded through a transformer are used to convert the input FMCW signal at 13.75–15 GHz to 55–60 GHz.

The spurs due to the successive frequency-conversion chain may be of concern. These spurs with 5-GHz frequency spacing derive from the SSB mixer due to the RF and LO I-Q imbalance. The measured spurs are about 39 dB lower than the THz transmitted signal. Besides, antenna coupling between channels generates leakages. All spurs and leakages are down-converted by the square-law mixer, and then generate DC due to the self-mixing and \((m \cdot 5 \text{ GHz})\) out-of-band IF signals, where \(m\) is the integer. As shown in Fig. 11a, the DC due to the self-mixing is blocked by the R-C high-pass filter. The low-pass output characteristic of the square-law mixer suppresses the out-of-band IF signals. The simulated out-of-band input P_{1dB} of the whole receiver limited by the square-law mixer is -5.5 dBm, which is higher than the power of spurs and leakages. Therefore, all spurs and leakages do not affect the receiver.

IV. Measurement Results

The 220-320-GHz comb radar is implemented using TSMC 65-nm bulk CMOS technology, and its die photo is shown in Fig. 13a. The chip occupies an area of \(2 \times 2.5 \text{ mm}^2\). For testing, the chip is mounted on a PCB with standard wire bonding (Fig. 13b). As Fig. 13a shows, the bond pads are placed away from the on-chip antennas with the largest possible distance, in order to minimize the radiation interference from the bond wires. To enhance the antenna directivity, a detachable low-cost TPX polymethylpentene lens (diameter=25.4 mm, focal length=10 mm) is placed at the front side of the chip (Fig. 13c). The measured total power consumption of the CMOS radar chip is 0.84 W.

A. Characterization of Electrical Performance

In this part of the measurement, the RF input of the chip is provided by an external signal generator with no FM chirping, and each THz transceiver can be activated/de-activated independently. The performance of the chip transmitter mode...
Measured TX Phase Noise (dBc/Hz) vs. Frequency Offset (kHz)

Measured EIRP (dBm) vs. Frequency (GHz)

Measured Power (dBm) vs. Distance (cm)

**Fig. 14:** Measurement setups for RF performance of (a) TX and (b) RX.

is measured using the set-up shown in Fig. 14a. First, we use a horn antenna ($G_{ant}=25$ dBi), a VDI WR-3.4 VNA (vector network analyzer) frequency extender (configured in receiver mode), and a spectrum analyzer to down-convert and measure the radiated waves of the chip. Since the polarization directions of the SIW-backed dual-slot antennas rotate with frequency, the measured output power by placing the horn antenna vertically and horizontally are added together. Shown in Fig. 15a is the measured power at varying distance $d$ between the chip (without the TPX lens) and the VDI extender. Note that a VDI Erickson PM5 powermeter is also used to calibrate the conversion loss of the VDI extender across the WR-3 band, and to directly measure the radiated power for $d<5$ cm as a cross check. Fig. 15a indicates that beyond the far-field limit of $\sim 3$ cm, the results match the Friis equation [25] well, and the calculated EIRP is around -10 dBm. In Fig. 15b, the phase noise of all channel outputs measured by down-converting them into IF signals are shown. At 1-MHz offset, the phase noise, which is mainly limited by the multiplied phase noise of the LO signal for VDI extender, is about -100 dBc/Hz on average. In Fig. 15c, the measured radiation pattern of the chip (Channel-3), again without the TPX lens, is shown, which has a 3-dB beamwidth of $\sim 90^\circ$ and well matches the simulated result in Fig. 7c. Lastly, by turning on the THz transceivers one-by-one and by sweeping the input RF frequency (13.75~15 GHz), the measured EIRP of each channel is shown in Fig. 16. The peak multi-channel-aggregated EIRP of the radar (without lens) is 0.6 dBm, and it is evident that with the THz comb architecture, the fluctuation of the EIRP across the entire 100-GHz bandwidth is only 8.8 dB. With the TPX lens, the multi-channel aggregated EIRP increases significantly to $\sim 20$ dBm.

Next, to measure the detection sensitivity of the radar chip, a setup illustrated in Fig. 14b is used. The VDI WR-3.4 VNA extender is configured in transmitter mode and its output radiated from a horn antenna is again calibrated by the Erickson PM5 powermeter. The IF output ($f_{IF}=4$ MHz) of each radar channel is measured by a spectrum analyzer. Again, the measured output power by placing the horn antenna vertically and horizontally are added together. To quantify the conversion gain of the chip receiver, we derive the radiation power impinging on each chip antenna as:

$$P_R\text{[dBm]} = P_{TX}\text{[dBm]} + G_{TX,ant}\text{[dB]} + 20\log_{10} \frac{\lambda}{4\pi d} + D_R\text{[dB]}$$

where $P_{TX}$ and $G_{TX}$ are the output power and antenna gain of each channel.
of the VDI extender source, and $D_R$ is the directivity of the chip antenna (7 dBi). The conversion gain of each receiver channel is therefore:

$$G_C|_{\text{dB}} = P_{IF}|_{\text{dBm}} - P_R|_{\text{dBm}}, \quad (10)$$

where $P_{IF}$ is the IF output power of the chip. Based on (10), the measured results without using the TPX lens is shown in Fig. 17. Note that this conversion gain, with a peak value of 22 dB, includes the amplification of the receiver baseband buffer and the antenna efficiency of ~20%. Lastly, the baseband output noise floor $P_N$ of each receiver channel is measured, which then gives the single-sideband noise figure (SSB NF) of the chip by using the gain method:

$$NF|_{\text{dB}} = P_N|_{\text{dBm/Hz}} - (-174|_{\text{dBm/Hz}}) - G_C|_{\text{dB}}, \quad (11)$$

which is plotted in Fig. 17. The minimum measured NF (again including the baseband amplifier and antenna loss) is 22.2 dB, and its fluctuation across the 100-GHz bandwidth is 14.6 dB.

### B. Radar Demonstration and Characterization

To realize ranging detection, the input FMCW chirp signal is generated by a DDS (AD9164-FMCB-EZB) and a multiplier chain as shown in Fig. 18b. The five radar IF outputs are acquired synchronously by a multi-channel digitizer (NI PXI-5105) and then calibrated and stitched by Matlab in a PC. Similar to the operation of conventional FMCW radars, over-chirping is applied in the generation of the sawtooth FM signal in the DDS to ensure that the entire channel bandwidth ($\Delta B=20$ GHz in Fig. 3) is covered without the impact of the ramping-down portion of the sawtooth signal. Accordingly, in Matlab, the IF data sections outside the duration of $\Delta B$ is clipped off (Fig. 3). Note that the IF stitching in Fig. 3 only requires precise $\Delta B$ and $\Delta T$; such conditions are ensured by the global 10-MHz clock signal in Fig. 18b, which synchronizes the DDS (with a DDS chirping slope of 625 MHz/µs) and the PXI digitizer (with $\Delta T=52$ µs). Also note that (4) in Section II shows the starting points of the $\Delta T$ clipped sections of IF data do not need to be precise; they only need to be identical across all five channels.

Similar to conventional FMCW radars, signal calibration is applied before the IF stitching, in order to correct a few systematic non-idealities associated with the circuit implementation. Firstly, due to the fluctuations in TX power (Fig. 16) and RX gain (Fig. 17), the IF signal strength has non-flat frequency response inside each channel and mismatches among different channels; that results in amplitude modulation of the IF signal during chirping and spectrum broadening after performing the FFT [26], [27]. Secondly, there are two sources of delay (phase) mismatches among the channels: one is from the antenna and matching network, and the other one is from the different locations of antennas on the chip. The latter can be ignored when the object is right in the front of the radar and with sufficiently large distance (>20 cm). To detect objects in other directions, a phase gradient similar to that in a linear phased array should be applied. Thirdly, any chirp nonlinearity will also cause IF spectrum broadening [28]. Finally, the amplitude fluctuations of TX signal can be directly rectified and down-converted by the square-law mixer in the RX, and generate a low-frequency false signal; fortunately, it can be filtered out by the high-pass filter in the RX as mentioned before. To address the aforementioned gain and phase mismatches, as well as the spectrum-broadening problems, a calibration method derived from [28] and shown in Fig. 19a is adopted. A single-point-like target (i.e. a corner reflector in our experiment) is used as the reference target to generate the calibration data for each channel. Assume $S_{ref,i}(t)$ is the Hilbert transform of the $i^{th}$-channel reference IF signal, the $i^{th}$-channel calibration data $S_{cal,i}$ is

$$S_{cal,i}(t) = S_{ref,i}(t) \cdot e^{-j(2\pi f_{IF}t+2\pi f_{IF} \Delta T(i-1)+\varphi_1)}, \quad (12)$$

where $f_{IF}$ is the mean target frequency of $S_{ref}$, and $\varphi_1$ is the phase of $S_{ref,1}$. Therefore, the aforementioned non-idealities
of raw data, \( S_{\text{raw},i} \), can be one-time calibrated by \( S_{\text{cal},i} \), and the calibrated IF signal is
\[
S_i(t) = S_{\text{raw},i}(t)/S_{\text{cal},i}(t).
\]  
Finally, the calibrated IF signals are stitched in the time domain.

A set of corner reflectors are measured to verify the IF stitching process after the signal calibration. Fig. 19b shows the waveform of two corner reflectors with the data of two radar channels. It can be seen that, the modulated envelope of IF signal, which stems from two closely spaced IF tones representing the two objects, is continuous over the stitched channels; the extended periods of that envelope (hence higher FFT resolution) due to stitching, therefore, helps distinguishing those two tones in the IF spectrum. Two corner reflectors are used to measure the range resolution of the comb radar. In order to see the two separated spectrum peaks clearly with 100-GHz bandwidth and Hamming window (broadening factor is 1.5), these two corner reflectors have 2.5-mm range difference, so the corresponding separable range difference without windowing is 1.67 mm. Fig. 20 illustrates the improvement of the range resolution in comb radar: a single channel (\( BW=20 \) GHz, Fig. 20a) is unable to resolve the objects; with the stitching of three adjacent channels (\( BW=60 \) GHz, Fig. 20b), the object separation starts to show; and with all five channels stitched together (\( BW=100 \) GHz, Fig. 20c), the separation becomes distinct. It also indicates that the resolution limit is still not reached in Fig. 20c. The linewidth of the windowed IF lobe corresponds to a value very close to the theoretical windowed resolution of 2.25 mm, or theoretical bandwidth limited resolution of 1.5 mm.

Lastly, the accuracy of the ranging detection is measured by using one corner reflector at varying distance of 30~200 cm on a linear stage. As shown in Fig. 21, the measured values agree well with the real distances. The range accuracy with 0.32-ms integration time is within 0.2 mm which is limited by the reference rule.

V. CONCLUSION

Although it is challenging to achieve high fractional bandwidth in THz sensing microsystems, the circuit down-scaling due to the increasing frequency opens up the opportunity in a single-chip integration of multi-tone transceiver arrays for high-parallelism spectral coverage. Such a comb architecture breaks the conventional trade-offs among bandwidth, performance and efficiency. The radar chip presented in this paper showcases that advantage. Table I summarizes its performance and comparisons with the other state-of-the-art

![Image](image-url)
TABLE I: SUMMARY OF THE CHIP PERFORMANCE AND COMPARISON WITH OTHER STATE-OF-THE-ART BROADBAND RADARS IN SILICON

<table>
<thead>
<tr>
<th>References</th>
<th>Technology</th>
<th>Frequency (GHz)</th>
<th>Bandwidth (GHz)</th>
<th>Resolution (mm)(^{(a)})</th>
<th>Output EIRP (dBm)</th>
<th>Minimum NF (dB)</th>
<th>EIRP &amp; NF Fluctuation (dB)</th>
<th>Chip Size (mm(^2))</th>
<th>DC Power (mW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>T-THz 2018 [1]</td>
<td>130-nm SiGe</td>
<td>305~375</td>
<td>70</td>
<td>2.1</td>
<td>6, 18.4(^{(b)})</td>
<td>19.7</td>
<td>10.5 &amp; 28.6</td>
<td>2.85</td>
<td>1700</td>
</tr>
<tr>
<td>T-MTT 2019 [2]</td>
<td>55-nm SiGe</td>
<td>189.9~252.3</td>
<td>62.4</td>
<td>2.4</td>
<td>14(^{(c)})</td>
<td>NA</td>
<td>7.7 &amp; NA</td>
<td>0.51</td>
<td>87</td>
</tr>
<tr>
<td>JSSC 2014 [4]</td>
<td>65-nm CMOS</td>
<td>157.9~164.9</td>
<td>7</td>
<td>21</td>
<td>18.8</td>
<td>22.5</td>
<td>3 &amp; NA</td>
<td>20</td>
<td>2200</td>
</tr>
<tr>
<td>ISSCC 2019 [5]</td>
<td>28-nm CMOS</td>
<td>138~151</td>
<td>13</td>
<td>11.5</td>
<td>11.5</td>
<td>4(^{(d)})</td>
<td>1.5 &amp; 4</td>
<td>6.5</td>
<td>500</td>
</tr>
<tr>
<td>T-THz 2016 [14]</td>
<td>130-nm SiGe</td>
<td>210~270</td>
<td>60</td>
<td>2.5</td>
<td>32.8(^{(c)})</td>
<td>21</td>
<td>20 &amp; 29</td>
<td>3.2</td>
<td>1800</td>
</tr>
<tr>
<td>This Work</td>
<td>65-nm CMOS</td>
<td>220~320</td>
<td>100</td>
<td>1.5</td>
<td>0.6(^{(e)}), 20(^{(c)})</td>
<td>22.2</td>
<td>8.8 &amp; 14.6</td>
<td>5</td>
<td>840</td>
</tr>
</tbody>
</table>

\(\text{(a)}\) Theoretical resolution determined by \(\frac{c}{2BW}\). \(\text{(b)}\) With TPX lens. \(\text{(c)}\) With silicon lens.
\(\text{(d)}\) Effective isotropic NF including the antenna directivity. \(\text{(e)}\) Multi-channel aggregated EIRP.

broadband radars in silicon. This work marks the first CMOS implementation of FMCW radars operating above 200 GHz, as well as the largest bandwidth. More importantly, although the SiGe counterparts [1] and [14] have wide bandwidth and high EIRP, their EIRP and NF fluctuation are higher than that of the presented radar which are 8.8 dB and 14.6 dB across the 100-GHz bandwidth, respectively.

The presented THz-comb sensing scheme multiplies the amount of hardware (amplification, filtering, data sampling, etc.) needed at the baseband. But due to the increased equivalent FMCW chirping speed, the overall energy efficiency is not degraded. This additional hardware overhead is also expected to significantly shrink with more advanced CMOS technology nodes. Note that the \(f_{\text{max}}\) of the 65-nm CMOS process used in this work is only 280 GHz; with the recent development of FinFET (\(f_{\text{max}}=450\) GHz in [29]) and FDSOI (\(f_{\text{max}}=370\) GHz in [30]) CMOS technologies, the EIRP and NF are expected to improve significantly, too, which further make low-THz radar sensing more practical for emerging applications that require higher resolution and smaller form factor.

ACKNOWLEDGMENT

The authors would like to thank TSMC University Shuttle Program for the chip fabrication, and thank Muting Lu, Qingyu Yang, Nathan Monroe, Mohamed I. Ibrahim (MIT), Pu Wang, and Rui Ma (Mitsubishi Electric Research Labs) for their help on the measurement. The authors also appreciate Dr. Jenshan Lin at the National Science Foundation (NSF) for his support.

REFERENCES

Xiang Yi (S’11–M’13–SM’19) received the B.E. degree, M.S. degree and Ph.D. degree from Huazhong University of Science and Technology (HUST) in 2006, South China University of Technology (SCUT) in 2009 and Nanyang Technological University (NTU) in 2014, respectively. He is currently working as a Postdoctoral Fellow in Massachusetts Institute of Technology (MIT). He was a Research Fellow in NTU from 2014 to 2017. His research interests include radio frequency (RF), millimeter-wave (mm-wave), and terahertz (THz) frequency synthesizers and transceiver systems. Dr. Yi was the recipient of the IEEE ISSCC Silroad Award and SCS Travel Grant Award in 2013. He is a technical reviewer for several IEEE journals and conferences.

Cheng Wang (S’15–M’20) received the B.E. degree in Engineering Physics from Tsinghua University, Beijing, China, in 2008, the M.S. degree in Radio Physics from China Academy of Engineering Physics (CAEP), Mianyang, China, in 2011, and the Ph.D. degree in Electrical Engineering and Computer Science (EECS) from Massachusetts Institute of Technology (MIT), Cambridge, MA, US, in 2020. He was an assistant research fellow in the Institute of Electronic Engineering, CAEP, Mianyang, China from 2011 to 2015. Currently, he is a research scientist in Analog Devices, Inc. (ADI), Boston, MA, US. His current research interests include the millimeter/terahertz integrated circuits, and the deep learning for wireless communication and automotive radar.

Dr. Wang received the Analog Device, Inc. Outstanding Student Designer Award in 2016. He received the IEEE Microwave Theory and Techniques Society Boston Chapter Scholarship in 2017. He also obtained the ISSCC 2018 Student Travel Grant and the 2018 Chinese Government Award for Outstanding Self-Financed Student Abroad. He received the MIT Microsystem Technology Laboratory (MTL) 2019 Fall Doctoral Dissertation Seminar Award (1 of 2 students per year in MTL). In 2020, he was granted the IEEE Solid-State Circuit Society (SSCS) Predoctoral Achievement Award.

Jinchen Wang (S’17) received the B.Eng. degree in electronic information engineering from the University of Electronic Science and Technology of China, Chengdu, China, in 2019, and the B.Eng. degree with first-class honors in electronics and electrical engineering from the University of Glasgow, Glasgow, U.K., in 2019. He is currently pursuing the Ph.D. degree with the Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA. His current research interests include nonlinear metamaterials, surface electromagnetics, computational electromagnetics, parametric amplifiers, parametric oscillators, active RF circuits, reflectarray antennas, transmitters and digital circuit controlled systems.

Xibi Chen (S’17) received the B.S. degree from Tsinghua University, Beijing, China, in 2017. From 2015 to 2017, he was a Research Assistant with the Microwave and Antenna Institute, Department of Electronic Engineering, Tsinghua University. He later became a Graduate Student Researcher in the same institute from 2017 to 2019. In 2020, he joined the Department of Electrical Engineering and Computer Science, MIT, first as a visiting student and then as a Ph.D. student. His current research interests include nonlinear metasurface, surface electromagnetics, computational electromagnetics, parametric amplifiers, parametric oscillators, active RF circuits, reflectarray antennas, transmitters and digital circuit controlled systems.

Jesús Grajal received his PhD in Electrical Engineering from Universidad Politécnica de Madrid (UPM) in 1998. Since 2017, he has been a Full Professor with the Signals, Systems, and Radiocommunications Department at UPM. His current research interests include hardware design for radar systems, radar signal processing, and broadband digital receivers.
Ruonan Han (S’10-M’14-SM’19) received the B.Sc. degree in microelectronics from Fudan University in 2007, the M.Sc. degree in electrical engineering from the University of Florida in 2009, and the Ph.D. degree in electrical and computer engineering from Cornell University in 2014. He is currently an associate professor with the Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA. His current research interests include microelectronic circuits and systems operating at millimeter-wave and terahertz frequencies. He was a recipient of the Cornell ECE Director’s Ph.D. Thesis Research Award, Cornell ECE Innovation Award, and two Best Student Paper Awards of the IEEE Radio-Frequency Integrated Circuits Symposium (2012 and 2017). He was also recipient of the IEEE Microwave Theory and Techniques Society (MTT-S) Graduate Fellowship Award, and the IEEE Solid-State Circuits Society (SSC-S) Predoctoral Achievement Award. He has served as an associate editor of IEEE Transactions on Very-Large-Scale Integration System (2019~), IEEE Transactions on Quantum Engineering (2020~), a guest associate editor for IEEE Transactions on Microwave Theory (2019) and Techniques, and also serves on the Technical Program Committee (TPC) of IEEE RFIC Symposium and the 2019 Steering Committee and TPC of IEEE International Microwave Symposium. He is the IEEE MTT-S Distinguished Lecturer (2020-2022). He is the winner of the Intel Outstanding Researcher Award (2019) and the National Science Foundation (NSF) CAREER Award (2017).